Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functioning CNN hardware accelerator based on the Eyeriss‑V1 architecture. Designed for energy‐efficient deep learning, the design implements the row‑stationary dataflow to maximize data reuse and minimize data moveme…
☆31Apr 7, 2025Updated last year
Alternatives and similar repositories for Eyeriss
Users that are interested in Eyeriss are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆154Jul 22, 2025Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆257Apr 10, 2023Updated 3 years ago
- ☆128Jul 22, 2020Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆200Dec 15, 2017Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated last year
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆568Jul 17, 2025Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- verilog实现systolic array及配套IO☆15Dec 2, 2024Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆174May 10, 2025Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆248Oct 16, 2025Updated 9 months ago
- Hardware accelerator for convolutional neural networks☆76Aug 9, 2022Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆264Mar 24, 2024Updated 2 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆190Apr 15, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Model LLM inference on single-core dataflow accelerators☆19Dec 16, 2025Updated 7 months ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆287Apr 1, 2024Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆25Dec 29, 2024Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆32Mar 7, 2024Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆151Jan 20, 2025Updated last year
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Feb 7, 2023Updated 3 years ago
- DFVG: A Heterogeneous Architecture for Speculative Decoding with Draft-on-FPGA and Verify-on-GPU.☆25Nov 26, 2025Updated 8 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A from scratch implementation of transformer architecture for translation task☆17Sep 27, 2024Updated last year
- IC implementation of Systolic Array for TPU☆367Oct 21, 2024Updated last year
- FPGA/AES/LeNet/VGG16☆109Sep 9, 2018Updated 7 years ago
- Learning Coccinelle☆11Nov 2, 2017Updated 8 years ago
- FPGA Design of a Spiking Neural Network.☆52May 15, 2024Updated 2 years ago
- FPGA-based SNN Accelerator Toy☆46Apr 17, 2026Updated 3 months ago
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Dec 26, 2023Updated 2 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆148Apr 30, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆46Sep 26, 2023Updated 2 years ago
- FreeRTOS-Sim (FreeRTOS POSIX port), and collection of stubbed esp-idf components to allow running esp-idf apps on POSIX OSes (macOS)☆11Sep 21, 2018Updated 7 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆26Jun 30, 2025Updated last year
- ☆19Aug 30, 2020Updated 5 years ago
- Large Language Model Inference Acceleration: A Comprehensive Hardware Perspective☆19Jul 15, 2025Updated last year
- [NeurIPS 2024] BLAST: Block Level Adaptive Structured Matrix for Efficient Deep Neural Network Inference☆18Nov 6, 2024Updated last year
- Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…☆17Mar 3, 2023Updated 3 years ago