mmdnmz / EyerissView external linksLinks
Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functioning CNN hardware accelerator based on the Eyeriss‑V1 architecture. Designed for energy‐efficient deep learning, the design implements the row‑stationary dataflow to maximize data reuse and minimize data moveme…
☆26Apr 7, 2025Updated 10 months ago
Alternatives and similar repositories for Eyeriss
Users that are interested in Eyeriss are comparing it to the libraries listed below
Sorting:
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆133Jul 22, 2025Updated 6 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆32Aug 13, 2024Updated last year
- ☆124Jul 22, 2020Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆243Apr 10, 2023Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- yolov5-acceleration-fpga☆10Jun 25, 2025Updated 7 months ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- Hardware Acceleration of Banded Smith-Waterman Algorithm on an FPGA using Systolic array based architecture.☆11Nov 26, 2022Updated 3 years ago
- FreeRTOS-Sim (FreeRTOS POSIX port), and collection of stubbed esp-idf components to allow running esp-idf apps on POSIX OSes (macOS)☆11Sep 21, 2018Updated 7 years ago
- Learning Coccinelle☆11Nov 2, 2017Updated 8 years ago
- verilog实现systolic array及配套IO☆12Dec 2, 2024Updated last year
- Course Project for High Level Chip Design （高层次芯片设计）☆17Jan 2, 2025Updated last year
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆129Feb 6, 2026Updated last week
- CPU Design Based on RISCV ISA☆129Jun 14, 2024Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆222Oct 16, 2025Updated 4 months ago
- ☆50Updated this week
- video stream scaler based on FPGA and verilog☆15Mar 28, 2024Updated last year
- ☆21Jun 26, 2025Updated 7 months ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 3 years ago
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- An up-to-date & curated list of awesome semi-supervised segmentation papers, methods & resources.☆13Dec 22, 2023Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆197Dec 15, 2017Updated 8 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Feb 7, 2023Updated 3 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- Code and files for my custom ESP32-S3 and C3 project!☆18Feb 24, 2024Updated last year
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated last year
- HomeKit ready air quality monitor based on a Heltec HTIT-W8266 (WiFi Kit 8) development board with built-in OLED display and a Plantower …☆12Dec 15, 2020Updated 5 years ago
- ☆15Jul 14, 2024Updated last year
- neat-reader web版，请访问http://luckyfuture.top/neat-reader/☆13Sep 25, 2022Updated 3 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆34Feb 9, 2026Updated last week
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- python script able to connect to the chessnut air board using bluetooth☆16Dec 30, 2022Updated 3 years ago
- Advanced Windows optimization tool and game booster, open-source and completely free.☆47Aug 8, 2025Updated 6 months ago
- ☆16Nov 20, 2022Updated 3 years ago
- NoC simulation using gem5 (a simple tul)☆14Mar 23, 2024Updated last year
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- ☆16Apr 6, 2022Updated 3 years ago