Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functioning CNN hardware accelerator based on the Eyeriss‑V1 architecture. Designed for energy‐efficient deep learning, the design implements the row‑stationary dataflow to maximize data reuse and minimize data moveme…
☆32Apr 7, 2025Updated last year
Alternatives and similar repositories for Eyeriss
Users that are interested in Eyeriss are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆157Jul 22, 2025Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆264Apr 10, 2023Updated 3 years ago
- ☆128Jul 22, 2020Updated 6 years ago
- video stream scaler based on FPGA and verilog☆20Mar 28, 2024Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆202Dec 15, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated 2 years ago
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i ）, The inference of yolov8 took 60ms.☆579Jul 17, 2025Updated last year
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆78Jul 31, 2024Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- verilog实现systolic array及配套IO☆15Dec 2, 2024Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆176May 10, 2025Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆248Oct 16, 2025Updated 11 months ago
- Hardware accelerator for convolutional neural networks☆80Aug 9, 2022Updated 4 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆270Mar 24, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FSA: Fusing FlashAttention within a Single Systolic Array☆201Apr 15, 2026Updated 5 months ago
- Model LLM inference on single-core dataflow accelerators☆22Dec 16, 2025Updated 9 months ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆292Apr 1, 2024Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆26Dec 29, 2024Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆33Mar 7, 2024Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆152Jan 20, 2025Updated last year
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Feb 7, 2023Updated 3 years ago
- neural network and deep learning course projects to work and design on different problems such as classification, regression, optimisatio…☆15Aug 29, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- DFVG: A Heterogeneous Architecture for Speculative Decoding with Draft-on-FPGA and Verify-on-GPU.☆28Nov 26, 2025Updated 10 months ago
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆227Dec 22, 2020Updated 5 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆86May 30, 2021Updated 5 years ago
- A from scratch implementation of transformer architecture for translation task☆17Sep 27, 2024Updated 2 years ago
- IC implementation of Systolic Array for TPU☆371Oct 21, 2024Updated last year
- FPGA/AES/LeNet/VGG16☆109Sep 9, 2018Updated 8 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆141Aug 27, 2024Updated 2 years ago
- FPGA Design of a Spiking Neural Network.☆53May 15, 2024Updated 2 years ago
- FPGA-based SNN Accelerator Toy☆47Apr 17, 2026Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Dec 26, 2023Updated 2 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆47Sep 26, 2023Updated 3 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆28Jun 30, 2025Updated last year
- ☆19Aug 30, 2020Updated 6 years ago
- Large Language Model Inference Acceleration: A Comprehensive Hardware Perspective☆20Jul 15, 2025Updated last year
- [NeurIPS 2024] BLAST: Block Level Adaptive Structured Matrix for Efficient Deep Neural Network Inference☆18Nov 6, 2024Updated last year