Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functioning CNN hardware accelerator based on the Eyeriss‑V1 architecture. Designed for energy‐efficient deep learning, the design implements the row‑stationary dataflow to maximize data reuse and minimize data moveme…
☆30Apr 7, 2025Updated last year
Alternatives and similar repositories for Eyeriss
Users that are interested in Eyeriss are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- video stream scaler based on FPGA and verilog☆19Mar 28, 2024Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆149Jul 22, 2025Updated 10 months ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 4 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆36Aug 13, 2024Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆199Dec 15, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Convolutional accelerator kernel, target ASIC & FPGA☆256Apr 10, 2023Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆60Jul 31, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Feb 7, 2023Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆246Oct 16, 2025Updated 8 months ago
- Learning Coccinelle☆11Nov 2, 2017Updated 8 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆173May 10, 2025Updated last year
- ☆19Aug 30, 2020Updated 5 years ago
- FreeRTOS-Sim (FreeRTOS POSIX port), and collection of stubbed esp-idf components to allow running esp-idf apps on POSIX OSes (macOS)☆11Sep 21, 2018Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆24Jun 12, 2026Updated last week
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆37Jun 11, 2026Updated last week
- This is hardware logic code for an event-based MLP denoising filter.☆24Apr 6, 2025Updated last year
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆148Apr 30, 2026Updated last month
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated 11 months ago
- NoC simulation using gem5 (a simple tul)☆15Mar 23, 2024Updated 2 years ago
- 南京大学计算机系2024春季学期数字逻辑与计算机组成课程实验☆25Jun 25, 2024Updated last year
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- FPGA-based SNN Accelerator Toy☆44Apr 17, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- mqtt rule engine to control published messages☆13May 3, 2019Updated 7 years ago
- Floating-point matrix multiplication implementation (arbitrary precision)☆18Aug 3, 2021Updated 4 years ago
- CPU Design Based on RISCV ISA☆138Jun 14, 2024Updated 2 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆29May 20, 2019Updated 7 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆22Dec 29, 2024Updated last year
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆11Nov 18, 2019Updated 6 years ago
- verilog实现systolic array及配套IO☆14Dec 2, 2024Updated last year
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A DNN Accelerator implemented with RTL.☆70Jan 9, 2025Updated last year
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- ☆17Apr 6, 2022Updated 4 years ago
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆149Jan 20, 2025Updated last year
- Verilog implementation of Softmax function☆82Jul 27, 2022Updated 3 years ago