LeiWang1999 / ZYNQ-NVDLAView external linksLinks
NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
☆383Dec 27, 2023Updated 2 years ago
Alternatives and similar repositories for ZYNQ-NVDLA
Users that are interested in ZYNQ-NVDLA are comparing it to the libraries listed below
Sorting:
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆233Dec 18, 2018Updated 7 years ago
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 3 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated last month
- ☆49Nov 18, 2019Updated 6 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,023Mar 2, 2022Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆197Dec 15, 2017Updated 8 years ago
- A NVDLA Loadable Parser.☆12Mar 2, 2022Updated 3 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 5 months ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆890Jul 29, 2024Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆180Dec 14, 2019Updated 6 years ago
- ☆124Jul 22, 2020Updated 5 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆165Jan 16, 2022Updated 4 years ago
- Berkeley's Spatial Array Generator☆1,220Updated this week
- Convolutional accelerator kernel, target ASIC & FPGA☆243Apr 10, 2023Updated 2 years ago
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆218Dec 22, 2020Updated 5 years ago
- some sample caffemodel, prototxt, test images and pre compiled loadabes .☆13Apr 30, 2021Updated 4 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,261May 15, 2022Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆307Apr 14, 2025Updated 10 months ago
- IC implementation of Systolic Array for TPU☆333Oct 21, 2024Updated last year
- A easy general acc.☆18Mar 22, 2021Updated 4 years ago
- ☆33Mar 6, 2023Updated 2 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆273May 6, 2023Updated 2 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆293Aug 16, 2018Updated 7 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Mar 25, 2019Updated 6 years ago
- ☆16Oct 2, 2019Updated 6 years ago
- MICRO22 artifact evaluation for Sparseloop☆47Aug 8, 2022Updated 3 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆580Jun 18, 2018Updated 7 years ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,048Nov 8, 2025Updated 3 months ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆785Dec 10, 2019Updated 6 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆267Apr 1, 2024Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆249Dec 29, 2018Updated 7 years ago