LeiWang1999 / ZYNQ-NVDLA
NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
☆330Updated last year
Alternatives and similar repositories for ZYNQ-NVDLA:
Users that are interested in ZYNQ-NVDLA are comparing it to the libraries listed below
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆221Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆143Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆196Updated last year
- FPGA☆151Updated 8 months ago
- IC implementation of Systolic Array for TPU☆204Updated 5 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆225Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆282Updated 2 years ago
- PYNQ学习资料☆162Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆177Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆185Updated last year
- CNN acceleration on virtex-7 FPGA with verilog HDL☆432Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆312Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆153Updated 4 months ago
- Implementation of CNN using Verilog☆209Updated 7 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆530Updated 6 years ago
- 一个开源的FPGA神经网络加速器。☆149Updated last year
- 中文:☆97Updated 5 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆137Updated last year
- AMBA bus lecture material☆412Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆414Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆179Updated 8 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆146Updated 5 years ago
- ☆217Updated 11 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆194Updated last year