LeiWang1999 / ZYNQ-NVDLALinks
NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
☆336Updated last year
Alternatives and similar repositories for ZYNQ-NVDLA
Users that are interested in ZYNQ-NVDLA are comparing it to the libraries listed below
Sorting:
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆243Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆200Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- FPGA☆155Updated 11 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- Implement Tiny YOLO v3 on ZYNQ☆291Updated last month
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆234Updated 6 years ago
- PYNQ学习资料☆164Updated 5 years ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆421Updated 5 years ago
- 中文:☆101Updated 5 years ago
- DPU on PYNQ☆221Updated last year
- CNN acceleration on virtex-7 FPGA with verilog HDL☆446Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- ☆233Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆107Updated last year
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆146Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆152Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆175Updated last year
- ☆134Updated 10 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- 一个开源的FPGA神经网络加速器。☆164Updated last year