LeiWang1999 / ZYNQ-NVDLA
NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
☆299Updated 8 months ago
Related projects: ⓘ
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆171Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆128Updated 7 months ago
- Implement Tiny YOLO v3 on ZYNQ☆246Updated 2 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆232Updated 3 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆208Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆184Updated last year
- FPGA☆137Updated 2 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆155Updated 5 months ago
- ☆175Updated 5 months ago
- 一个开源的FPGA神经网络加速器。☆104Updated last year
- PYNQ学习资料☆153Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆115Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆292Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆152Updated last year
- FPGA/AES/LeNet/VGG16☆86Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆385Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆123Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆160Updated 6 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆219Updated 5 years ago
- ☆236Updated 3 years ago
- 中文:☆89Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆51Updated last year
- DPU on PYNQ☆198Updated 7 months ago
- IC implementation of Systolic Array for TPU☆137Updated 6 months ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆356Updated 3 years ago
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆108Updated 5 months ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆478Updated 6 years ago
- FPGA project☆193Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆263Updated last year