LeiWang1999 / ZYNQ-NVDLALinks
NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
☆381Updated 2 years ago
Alternatives and similar repositories for ZYNQ-NVDLA
Users that are interested in ZYNQ-NVDLA are comparing it to the libraries listed below
Sorting:
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆288Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆157Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆249Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆167Updated 6 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆240Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆241Updated 2 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆437Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆306Updated 9 months ago
- IC implementation of Systolic Array for TPU☆327Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆196Updated 8 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- FPGA☆159Updated last year
- 一个开源的FPGA神经网络加速器。☆185Updated 2 years ago
- PYNQ学习资料☆174Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆178Updated 6 years ago
- Pynq computer vision examples with an OV5640 camera☆58Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆220Updated 3 months ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆232Updated 7 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆266Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆330Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- DPU on PYNQ☆239Updated 5 months ago
- 中文:☆108Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆68Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆75Updated 7 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆178Updated 2 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆169Updated 2 years ago