LeiWang1999 / ZYNQ-NVDLALinks
NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
☆338Updated last year
Alternatives and similar repositories for ZYNQ-NVDLA
Users that are interested in ZYNQ-NVDLA are comparing it to the libraries listed below
Sorting:
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆247Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- FPGA☆155Updated 11 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- Implement Tiny YOLO v3 on ZYNQ☆293Updated 2 months ago
- PYNQ学习资料☆163Updated 5 years ago
- IC implementation of Systolic Array for TPU☆251Updated 8 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆422Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆235Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆151Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆447Updated 7 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆259Updated 2 years ago
- DPU on PYNQ☆222Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆180Updated 7 months ago
- Implementation of CNN using Verilog☆218Updated 7 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆227Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- 一个开源的FPGA神经网络加速器。☆166Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆153Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year