LeiWang1999 / ZYNQ-NVDLALinks
NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
☆365Updated last year
Alternatives and similar repositories for ZYNQ-NVDLA
Users that are interested in ZYNQ-NVDLA are comparing it to the libraries listed below
Sorting:
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆266Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆239Updated 4 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆241Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆160Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆300Updated 5 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆431Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- IC implementation of Systolic Array for TPU☆282Updated 11 months ago
- PYNQ学习资料☆169Updated 5 years ago
- FPGA☆158Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago
- FPGA Accelerator for CNN using Vivado HLS☆323Updated 3 years ago
- 中文:☆103Updated 5 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆230Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- 一个开源的FPGA神经网络加速器。☆179Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- DPU on PYNQ☆228Updated last month
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆462Updated 7 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆126Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆153Updated 7 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆199Updated 11 months ago
- ☆251Updated last year
- some interesting demos for starters☆85Updated 2 years ago