XueTianyu24 / cnn_accelerator
【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器
☆142Updated 2 years ago
Alternatives and similar repositories for cnn_accelerator:
Users that are interested in cnn_accelerator are comparing it to the libraries listed below
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆169Updated 5 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆74Updated 2 years ago
- some interesting demos for starters☆76Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆43Updated last month
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆176Updated last year
- 一个开源的FPGA神经网络加速器。☆160Updated last year
- FPGA project☆218Updated 3 years ago
- Convolutional Neural Network RTL-level Design☆51Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆101Updated last year
- ☆228Updated last year
- FPGA☆153Updated 9 months ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆85Updated this week
- verilog实现TPU中的脉动阵列计算卷积的module☆98Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆166Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆191Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆78Updated 3 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆145Updated 4 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆34Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆148Updated last year
- An LeNet RTL implement onto FPGA☆45Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆148Updated 10 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆155Updated 5 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆199Updated last year
- verilog实现systolic array及配套IO☆8Updated 4 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- ☆107Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 9 months ago
- IC implementation of Systolic Array for TPU☆228Updated 6 months ago
- ☆61Updated 2 years ago