XueTianyu24 / cnn_acceleratorLinks
【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器
☆177Updated 2 years ago
Alternatives and similar repositories for cnn_accelerator
Users that are interested in cnn_accelerator are comparing it to the libraries listed below
Sorting:
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源 灵活调整脉动阵列的结构以实现不同的计算效率。☆219Updated 3 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆139Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆88Updated 3 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆87Updated 10 months ago
- some interesting demos for starters☆93Updated 3 years ago
- FPGA project☆235Updated 3 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆263Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- FPGA☆159Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆223Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆47Updated 3 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆569Updated 4 years ago
- 一个开源的FPGA神经网络加速器。☆184Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆240Updated 2 years ago
- ☆10Updated last month
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆364Updated 2 years ago
- ☆300Updated last year
- verilog实现systolic array及配套IO☆11Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆153Updated 8 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆211Updated 2 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆65Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆121Updated 3 months ago
- ☆12Updated last year
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago