XueTianyu24 / cnn_acceleratorLinks
【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器
☆157Updated 2 years ago
Alternatives and similar repositories for cnn_accelerator
Users that are interested in cnn_accelerator are comparing it to the libraries listed below
Sorting:
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源 灵活调整脉动阵列的结构以实现不同的计算效率。☆187Updated 9 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆115Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- FPGA☆158Updated last year
- some interesting demos for starters☆81Updated 2 years ago
- ☆246Updated last year
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆57Updated 5 months ago
- FPGA project☆224Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆182Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆152Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- 一个开源的FPGA神经网络加速器。☆170Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- FPGA实现动态图像识别☆21Updated 5 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆524Updated 4 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- verilog实现systolic array及配套IO☆9Updated 8 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- ☆277Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆339Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆296Updated 3 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year