XueTianyu24 / cnn_accelerator
【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器
☆148Updated 2 years ago
Alternatives and similar repositories for cnn_accelerator
Users that are interested in cnn_accelerator are comparing it to the libraries listed below
Sorting:
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆175Updated 6 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- some interesting demos for starters☆79Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆106Updated last year
- FPGA☆154Updated 10 months ago
- ☆232Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆45Updated 2 months ago
- Convolutional Neural Network RTL-level Design☆51Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆177Updated last year
- FPGA project☆220Updated 3 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆147Updated 4 years ago
- 一个开源的FPGA神经网络加速器。☆161Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆172Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆93Updated this week
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆79Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆200Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆36Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆109Updated this week
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆150Updated 10 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆196Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 9 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆159Updated 5 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- ☆52Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆325Updated 2 years ago
- ☆61Updated 2 years ago
- CPU Design Based on RISCV ISA☆107Updated 11 months ago