XueTianyu24 / cnn_acceleratorLinks
【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器
☆156Updated 2 years ago
Alternatives and similar repositories for cnn_accelerator
Users that are interested in cnn_accelerator are comparing it to the libraries listed below
Sorting:
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动 阵列的结构以实现不同的计算效率。☆183Updated 8 months ago
- ☆242Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆77Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆114Updated last year
- Convolutional Neural Network RTL-level Design☆59Updated 3 years ago
- FPGA☆158Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆41Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆183Updated last year
- FPGA project☆222Updated 3 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆56Updated 4 months ago
- some interesting demos for starters☆81Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 11 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆150Updated 4 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆517Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆216Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆179Updated last year
- 一个开源的FPGA神经网络加速器。☆169Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆337Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆121Updated 2 months ago
- verilog实 现systolic array及配套IO☆9Updated 7 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆155Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆97Updated last week
- Implement Tiny YOLO v3 on ZYNQ☆295Updated 3 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆188Updated 7 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- ☆272Updated last year
- ES-203 Computer Organization & Architecture CNN on FPGA board☆15Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆163Updated 5 years ago