XueTianyu24 / cnn_accelerator
【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器
☆127Updated last year
Related projects ⓘ
Alternatives and complementary repositories for cnn_accelerator
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆121Updated 2 weeks ago
- Convolutional Neural Network RTL-level Design☆34Updated 3 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆62Updated 2 years ago
- FPGA☆141Updated 4 months ago
- ☆189Updated 7 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆67Updated last year
- some interesting demos for starters☆61Updated last year
- FPGA project☆200Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆167Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- ☆93Updated 4 years ago
- 一个开源的FPGA神经网络加速器。☆127Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆11Updated 6 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆118Updated 7 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆121Updated 3 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆27Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆127Updated 5 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆189Updated last year
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆36Updated 5 years ago
- PYNQ学习资料☆159Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆25Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆166Updated 6 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆400Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆72Updated 10 months ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago