A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.
☆29Jul 14, 2021Updated 4 years ago
Alternatives and similar repositories for soNN
Users that are interested in soNN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Jun 19, 2026Updated 2 weeks ago
- ☆17Apr 6, 2022Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆257Apr 10, 2023Updated 3 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 10 months ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆18Feb 23, 2022Updated 4 years ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 4 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Express DLA implementation for FPGA, revised based on NVDLA.☆12Oct 17, 2019Updated 6 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- ☆33Mar 6, 2023Updated 3 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 5 years ago
- IC implementation of TPU☆156Dec 18, 2019Updated 6 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆25Jul 12, 2023Updated 2 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 7 years ago
- 基于FPGA的二维卷积识别任务☆26Apr 29, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Booth encoded Wallace tree multiplier☆17May 24, 2018Updated 8 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- Post-training sparsity-aware quantization☆34Feb 26, 2023Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆19Jul 9, 2024Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆390Dec 27, 2023Updated 2 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- A NVDLA Loadable Parser.☆13Mar 2, 2022Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆160Jan 29, 2024Updated 2 years ago
- SGMII☆14Jul 17, 2014Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆19Jul 10, 2020Updated 5 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Mar 25, 2019Updated 7 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- ☆11Jul 16, 2020Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆37Nov 26, 2023Updated 2 years ago