A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.
☆29Jul 14, 2021Updated 5 years ago
Alternatives and similar repositories for soNN
Users that are interested in soNN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 5 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆267Apr 10, 2023Updated 3 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Updated this week
- Advanced CLI tool for automating Machine Learning (AutoML) using state-of-the-art deep learning models to apply transfer learning with mu…☆19Updated this week
- ☆17Apr 6, 2022Updated 4 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 4 years ago
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆54Apr 13, 2020Updated 6 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆18Feb 23, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆213Jun 25, 2020Updated 6 years ago
- Booth encoded Wallace tree multiplier☆17May 24, 2018Updated 8 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- CNN accelerator implemented with Spinal HDL☆162Sep 29, 2026Updated last month
- A configurable processing element for deep neural network accelerators☆10Sep 22, 2018Updated 8 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 7 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Jul 7, 2022Updated 4 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆394Sep 21, 2026Updated last month
- vector accelerating unit☆37Dec 1, 2020Updated 5 years ago
- ☆33Mar 6, 2023Updated 3 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- ☆53Aug 28, 2024Updated 2 years ago
- A NVDLA Loadable Parser.☆13Mar 2, 2022Updated 4 years ago
- IC implementation of TPU☆162Dec 18, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Post-training sparsity-aware quantization☆34Feb 26, 2023Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆21Jul 9, 2024Updated 2 years ago
- 基于FPGA的二维卷积识别任务☆26Apr 29, 2023Updated 3 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Mar 25, 2019Updated 7 years ago
- Simple English writing rules for Claude Code☆11Sep 10, 2026Updated last month