Starrynightzyq / soNN
A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.
☆28Updated 3 years ago
Alternatives and similar repositories for soNN
Users that are interested in soNN are comparing it to the libraries listed below
Sorting:
- eyeriss-chisel3☆40Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆27Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆33Updated 6 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆16Updated 9 months ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 11 months ago
- ☆64Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆48Updated 6 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- Ratatoskr NoC Simulator☆25Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆14Updated 2 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆19Updated 11 years ago
- Template for project1 TPU☆18Updated 4 years ago
- AIChip 2021 project, NCKU☆18Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 6 years ago
- ☆27Updated 4 years ago