Starrynightzyq / soNNView external linksLinks
A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.
☆29Jul 14, 2021Updated 4 years ago
Alternatives and similar repositories for soNN
Users that are interested in soNN are comparing it to the libraries listed below
Sorting:
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆28Dec 11, 2020Updated 5 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆242Apr 10, 2023Updated 2 years ago
- A NVDLA Loadable Parser.☆12Mar 2, 2022Updated 3 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- ☆33Mar 6, 2023Updated 2 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- ☆16Apr 6, 2022Updated 3 years ago
- AIChip 2021 project, NCKU☆17May 6, 2021Updated 4 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 3 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆17Feb 23, 2022Updated 3 years ago
- ☆16Oct 2, 2019Updated 6 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 5 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- eyeriss-chisel3☆40May 2, 2022Updated 3 years ago
- Booth encoded Wallace tree multiplier☆17May 24, 2018Updated 7 years ago
- 基于FPGA的二维卷积识别任务☆26Apr 29, 2023Updated 2 years ago
- ☆22Oct 15, 2018Updated 7 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Jul 9, 2024Updated last year
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 6 years ago
- ☆49Nov 18, 2019Updated 6 years ago
- IC implementation of TPU☆147Dec 18, 2019Updated 6 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆383Dec 27, 2023Updated 2 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Mar 25, 2019Updated 6 years ago
- Parameterized Booth Multiplier in Verilog 2001☆51Oct 30, 2022Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Aug 23, 2021Updated 4 years ago
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 4 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago