adamgallas / fpga_accelerator_yolov3tinyLinks
[ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition
☆261Updated last year
Alternatives and similar repositories for fpga_accelerator_yolov3tiny
Users that are interested in fpga_accelerator_yolov3tiny are comparing it to the libraries listed below
Sorting:
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆136Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆310Updated 8 months ago
- FPGA project☆234Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆215Updated 2 months ago
- FPGA☆159Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆174Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆361Updated 2 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆87Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆191Updated last year
- 一个开源的FPGA神经网络加速器。☆185Updated 2 years ago
- some interesting demos for starters☆93Updated 3 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆563Updated 4 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆55Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆84Updated 9 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆85Updated 4 years ago
- ☆56Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆120Updated 2 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆247Updated 6 years ago
- 2023集创赛紫光同创杯一等奖项目☆141Updated last year
- 代码在这个库里 Code is here☆65Updated 4 months ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- ☆10Updated last month
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆156Updated last year
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆576Updated 7 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆32Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆210Updated 2 years ago