adamgallas / fpga_accelerator_yolov3tiny
☆189Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for fpga_accelerator_yolov3tiny
- Implement Tiny YOLO v3 on ZYNQ☆257Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆67Updated last year
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆121Updated 2 weeks ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆127Updated last year
- FPGA☆141Updated 4 months ago
- FPGA project☆200Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆127Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆278Updated last year
- ☆45Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆37Updated 7 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆400Updated 3 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆62Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆26Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆72Updated 10 months ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- FPGA实现简单的图像处理算法☆40Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆189Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆27Updated last year
- some interesting demos for starters☆61Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆214Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆34Updated 3 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆198Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆167Updated last year
- ☆31Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆308Updated 10 months ago
- PYNQ学习资料☆159Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago