Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.
☆166Dec 13, 2020Updated 5 years ago
Alternatives and similar repositories for Image-Classification-using-CNN-on-FPGA
Users that are interested in Image-Classification-using-CNN-on-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆196Mar 20, 2024Updated 2 years ago
- 基于FPGA的cifar-10二维卷积识别任务☆13Sep 8, 2022Updated 3 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆18Feb 23, 2022Updated 4 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆593Feb 19, 2021Updated 5 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆591Jun 18, 2018Updated 7 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Feb 28, 2021Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆258Dec 29, 2018Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆186Jun 20, 2024Updated last year
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 3 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆482Feb 27, 2018Updated 8 years ago
- Convolutional Neural Network RTL-level Design☆80Oct 22, 2021Updated 4 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Convolutional accelerator kernel, target ASIC & FPGA☆254Apr 10, 2023Updated 3 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆107Dec 14, 2023Updated 2 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆27May 20, 2019Updated 6 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 5 years ago
- FPGA☆160Jun 29, 2024Updated last year
- Implementation of CNN using Verilog☆246Oct 13, 2017Updated 8 years ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- Convolutional Neural Network (CNN) image classification of handwritten digits in Xilinx FPGA☆14Sep 12, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Aug 2, 2023Updated 2 years ago
- ☆306Mar 3, 2024Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆372May 2, 2023Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 6 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆61Feb 10, 2026Updated 2 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆243Oct 16, 2025Updated 6 months ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆63Jul 28, 2021Updated 4 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Aug 14, 2021Updated 4 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆313Sep 7, 2022Updated 3 years ago
- UCSD CSE 237D Spring '20 Course Project☆20Sep 4, 2023Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆50Jan 4, 2018Updated 8 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆65Oct 24, 2019Updated 6 years ago