You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size of the systolic array can be changed, now it is 16X16.
☆264Mar 24, 2024Updated 2 years ago
Alternatives and similar repositories for Transformer-Accelerator-Based-on-FPGA
Users that are interested in Transformer-Accelerator-Based-on-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA based Vision Transformer accelerator (Harvard CS205)☆161Feb 11, 2025Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆151Jan 20, 2025Updated last year
- An FPGA Accelerator for Transformer Inference☆95Apr 29, 2022Updated 4 years ago
- ☆15Aug 10, 2023Updated 2 years ago
- Research and Materials on Hardware implementation of Transformer Model☆309Feb 28, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆15Mar 22, 2024Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆62Nov 22, 2023Updated 2 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆133Jun 27, 2023Updated 3 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆140May 10, 2024Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated last year
- C++ code for HLS FPGA implementation of transformer☆24Sep 11, 2024Updated last year
- ☆13Jun 4, 2024Updated 2 years ago
- Collection of kernel accelerators optimised for LLM execution☆33Feb 26, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆25Dec 29, 2024Updated last year
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆136Aug 27, 2024Updated last year
- IC implementation of Systolic Array for TPU☆366Oct 21, 2024Updated last year
- ☆79Apr 22, 2025Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆32Mar 7, 2024Updated 2 years ago
- FPGA-based SNN Accelerator Toy☆46Apr 17, 2026Updated 3 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆176Jun 9, 2023Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆37Mar 12, 2026Updated 4 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆190Apr 15, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆247Oct 16, 2025Updated 9 months ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆36Apr 7, 2026Updated 3 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆257Apr 10, 2023Updated 3 years ago
- ☆50Apr 8, 2023Updated 3 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆13Sep 30, 2022Updated 3 years ago
- The official implementation of the DAC 2024 paper GQA-LUT☆24Dec 20, 2024Updated last year
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- ☆18Jun 29, 2026Updated 3 weeks ago
- Berkeley's Spatial Array Generator☆1,405Jun 30, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆605Feb 19, 2021Updated 5 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆153Jul 22, 2025Updated last year
- Repository to host and maintain SCALE-Sim code☆501Jun 28, 2026Updated 3 weeks ago
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆31Apr 7, 2025Updated last year
- ☆73Dec 12, 2018Updated 7 years ago
- ☆125Jan 11, 2024Updated 2 years ago