thousrm / universal_NPU-CNN_acceleratorLinks
hardware design of universal NPU(CNN accelerator) for various convolution neural network
☆128Updated 3 months ago
Alternatives and similar repositories for universal_NPU-CNN_accelerator
Users that are interested in universal_NPU-CNN_accelerator are comparing it to the libraries listed below
Sorting:
- IC implementation of TPU☆124Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- ☆39Updated 4 years ago
- AI Chip project☆32Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆112Updated 4 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆191Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- IC implementation of Systolic Array for TPU☆251Updated 8 months ago
- AMD University Program HLS tutorial☆97Updated 7 months ago
- ☆65Updated 6 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆152Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆124Updated 4 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆39Updated 11 months ago
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- ☆47Updated 2 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆63Updated 5 months ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆55Updated 4 years ago