hardware design of universal NPU(CNN accelerator) for various convolution neural network
☆172Mar 5, 2025Updated last year
Alternatives and similar repositories for universal_NPU-CNN_accelerator
Users that are interested in universal_NPU-CNN_accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A small Neural Network Processor for Edge devices.☆19Nov 22, 2022Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆255Apr 10, 2023Updated 3 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆315Aug 16, 2018Updated 7 years ago
- ☆16Apr 24, 2023Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆144Jul 22, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- ☆253Apr 8, 2024Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆72Aug 9, 2022Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆94Nov 26, 2025Updated 5 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Updated this week
- Systolic array based simple TPU for CNN on PYNQ-Z2☆46Jun 24, 2022Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- ☆12Sep 18, 2024Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆29May 14, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆125Jul 22, 2020Updated 5 years ago
- ☆27Jun 21, 2024Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆242Oct 16, 2025Updated 7 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆183Dec 14, 2019Updated 6 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆45Jan 29, 2025Updated last year
- IC implementation of Systolic Array for TPU☆357Oct 21, 2024Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆199Dec 15, 2017Updated 8 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆208Jun 25, 2020Updated 5 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Superscalar Out-of-Order NPU Design on FPGA☆14May 17, 2024Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆198Mar 20, 2024Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆169May 10, 2025Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆39Mar 11, 2026Updated 2 months ago
- The official NaplesPU hardware code repository☆24Jul 27, 2019Updated 6 years ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆59Jul 31, 2024Updated last year
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆565Jan 5, 2019Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆159Jan 29, 2024Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆57May 10, 2021Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆54Jan 2, 2025Updated last year