thousrm / universal_NPU-CNN_acceleratorLinks
hardware design of universal NPU(CNN accelerator) for various convolution neural network
☆154Updated 7 months ago
Alternatives and similar repositories for universal_NPU-CNN_accelerator
Users that are interested in universal_NPU-CNN_accelerator are comparing it to the libraries listed below
Sorting:
- IC implementation of TPU☆135Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- ☆120Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- ☆42Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆132Updated 8 months ago
- IC implementation of Systolic Array for TPU☆285Updated last year
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- ☆70Updated 6 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- AMD University Program HLS tutorial☆116Updated 11 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆205Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- Verilog implementation of Softmax function☆73Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆159Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- AI Chip project☆32Updated 4 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 8 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆63Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago