thousrm / universal_NPU-CNN_acceleratorLinks
hardware design of universal NPU(CNN accelerator) for various convolution neural network
☆152Updated 7 months ago
Alternatives and similar repositories for universal_NPU-CNN_accelerator
Users that are interested in universal_NPU-CNN_accelerator are comparing it to the libraries listed below
Sorting:
- IC implementation of TPU☆132Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆109Updated 2 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- IC implementation of Systolic Array for TPU☆282Updated 11 months ago
- ☆119Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- AMD University Program HLS tutorial☆110Updated 11 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- ☆42Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆113Updated 7 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆158Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆130Updated 7 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆202Updated 6 years ago
- ☆68Updated 6 years ago
- AI Chip project☆32Updated 4 years ago
- Verilog implementation of Softmax function☆70Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆192Updated last year
- ☆66Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆163Updated last year