thousrm / universal_NPU-CNN_acceleratorLinks
hardware design of universal NPU(CNN accelerator) for various convolution neural network
☆139Updated 5 months ago
Alternatives and similar repositories for universal_NPU-CNN_accelerator
Users that are interested in universal_NPU-CNN_accelerator are comparing it to the libraries listed below
Sorting:
- IC implementation of TPU☆128Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆126Updated 6 months ago
- Hardware accelerator for convolutional neural networks☆49Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- ☆43Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆153Updated 2 years ago
- IC implementation of Systolic Array for TPU☆269Updated 10 months ago
- AMD University Program HLS tutorial☆100Updated 9 months ago
- ☆113Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- ☆65Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆197Updated 6 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- AI Chip project☆31Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆185Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago