0x5b25 / CNN_CoreLinks
A CNN accelerator design inspired by MIT Eyeriss project
☆17Updated 3 years ago
Alternatives and similar repositories for CNN_Core
Users that are interested in CNN_Core are comparing it to the libraries listed below
Sorting:
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- ☆34Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- ☆112Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆15Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- Open-source of MSD framework☆16Updated last year
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 4 years ago
- ☆16Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆65Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆17Updated 6 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆13Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆15Updated 6 years ago