ChrisZonghaoLi / cnn_conv_accelerator
A Fix-pointed Rudimentary CNN Convolution Accelerator
☆14Updated 4 years ago
Alternatives and similar repositories for cnn_conv_accelerator:
Users that are interested in cnn_conv_accelerator are comparing it to the libraries listed below
- DMA controller for CNN accelerator☆13Updated 7 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆26Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆33Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago
- ☆31Updated 5 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆15Updated 10 months ago
- CNN accelerator☆28Updated 7 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 5 years ago
- ☆63Updated 6 years ago