ChrisZonghaoLi / cnn_conv_acceleratorLinks
A Fix-pointed Rudimentary CNN Convolution Accelerator
☆16Updated 4 years ago
Alternatives and similar repositories for cnn_conv_accelerator
Users that are interested in cnn_conv_accelerator are comparing it to the libraries listed below
Sorting:
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- DMA controller for CNN accelerator☆14Updated 8 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆26Updated 2 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- ☆20Updated 3 years ago
- ☆17Updated 2 years ago
- ☆65Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆27Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆44Updated 11 months ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- ☆34Updated 6 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- ☆10Updated 9 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- ☆21Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago