ChrisZonghaoLi / cnn_conv_accelerator
A Fix-pointed Rudimentary CNN Convolution Accelerator
☆13Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for cnn_conv_accelerator
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- ☆55Updated 4 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- IC implementation of TPU☆86Updated 4 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆9Updated 4 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆64Updated 2 years ago
- ☆60Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆14Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆10Updated 5 years ago