ChrisZonghaoLi / cnn_conv_accelerator
A Fix-pointed Rudimentary CNN Convolution Accelerator
☆14Updated 4 years ago
Alternatives and similar repositories for cnn_conv_accelerator:
Users that are interested in cnn_conv_accelerator are comparing it to the libraries listed below
- DMA controller for CNN accelerator☆13Updated 7 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆26Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- CNN accelerator☆28Updated 7 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆40Updated 6 months ago
- ☆31Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 10 months ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆12Updated 5 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 5 years ago
- ☆20Updated 3 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆16Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- ☆3Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 4 years ago
- ☆26Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- ☆71Updated 2 years ago