ChrisZonghaoLi / cnn_conv_accelerator
A Fix-pointed Rudimentary CNN Convolution Accelerator
☆12Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for cnn_conv_accelerator
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- MAERI public release☆31Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- ☆69Updated 4 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- ☆55Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Eyeriss chip simulator☆32Updated 4 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆84Updated 2 months ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆12Updated 2 years ago
- ☆22Updated 5 years ago
- ☆32Updated 5 years ago
- ☆69Updated last year
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- Approximate layers - TensorFlow extension☆26Updated 6 months ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆12Updated 3 years ago
- IC implementation of TPU☆86Updated 4 years ago