cea-wind / SimpleTPULinks
A FPGA Based CNN accelerator, following Google's TPU V1.
☆159Updated 6 years ago
Alternatives and similar repositories for SimpleTPU
Users that are interested in SimpleTPU are comparing it to the libraries listed below
Sorting:
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆169Updated 5 years ago
- ☆118Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- IC implementation of TPU☆132Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- IC implementation of Systolic Array for TPU☆280Updated 11 months ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- ☆42Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆152Updated 6 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆187Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆362Updated last year
- 中文:☆103Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- Vitis HLS Library for FINN☆208Updated last week
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 8 months ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- ☆66Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆109Updated 2 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆113Updated 7 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆158Updated 2 years ago