cea-wind / SimpleTPULinks
A FPGA Based CNN accelerator, following Google's TPU V1.
☆161Updated 6 years ago
Alternatives and similar repositories for SimpleTPU
Users that are interested in SimpleTPU are comparing it to the libraries listed below
Sorting:
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- ☆120Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- IC implementation of TPU☆135Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- IC implementation of Systolic Array for TPU☆285Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆134Updated 5 months ago
- ☆42Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- ☆69Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆366Updated last year
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆230Updated 6 years ago
- Verilog implementation of Softmax function☆73Updated 3 years ago
- ☆48Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- 中文:☆104Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 8 months ago