cea-wind / SimpleTPULinks
A FPGA Based CNN accelerator, following Google's TPU V1.
☆156Updated 6 years ago
Alternatives and similar repositories for SimpleTPU
Users that are interested in SimpleTPU are comparing it to the libraries listed below
Sorting:
- Deep Learning Accelerator (Convolution Neural Networks)☆189Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- ☆113Updated 5 years ago
- IC implementation of TPU☆128Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆105Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- ☆42Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions