A FPGA Based CNN accelerator, following Google's TPU V1.
☆172Jul 25, 2019Updated 6 years ago
Alternatives and similar repositories for SimpleTPU
Users that are interested in SimpleTPU are comparing it to the libraries listed below
Sorting:
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆543Jan 5, 2019Updated 7 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆219Aug 4, 2019Updated 6 years ago
- IC implementation of TPU☆148Dec 18, 2019Updated 6 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆171Jun 9, 2023Updated 2 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆273May 6, 2023Updated 2 years ago
- ☆49Jan 14, 2021Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated last month
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆245Apr 10, 2023Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- IC implementation of Systolic Array for TPU☆339Oct 21, 2024Updated last year
- Vitis HLS Library for FINN☆215Updated this week
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆122Aug 27, 2024Updated last year
- An FPGA Accelerator for Transformer Inference☆93Apr 29, 2022Updated 3 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- ☆12Nov 24, 2023Updated 2 years ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆735Dec 6, 2017Updated 8 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆82Oct 3, 2023Updated 2 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆128Jun 27, 2023Updated 2 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- Berkeley's Spatial Array Generator☆1,225Updated this week
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆36Dec 22, 2023Updated 2 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆443Dec 2, 2019Updated 6 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆133May 10, 2024Updated last year