cea-wind / SimpleTPULinks
A FPGA Based CNN accelerator, following Google's TPU V1.
☆155Updated 5 years ago
Alternatives and similar repositories for SimpleTPU
Users that are interested in SimpleTPU are comparing it to the libraries listed below
Sorting:
- Deep Learning Accelerator (Convolution Neural Networks)☆185Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- ☆112Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- ☆39Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- Convolutional accelerator kernel, target ASIC & FPGA☆209Updated 2 years ago
- IC implementation of TPU☆124Updated 5 years ago
- IC implementation of Systolic Array for TPU☆251Updated 8 months ago
- ☆65Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆179Updated last year
- 中文:☆101Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆195Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆77Updated 4 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆338Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆227Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆246Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago