cea-wind / SimpleTPU
A FPGA Based CNN accelerator, following Google's TPU V1.
☆135Updated 5 years ago
Alternatives and similar repositories for SimpleTPU:
Users that are interested in SimpleTPU are comparing it to the libraries listed below
- Deep Learning Accelerator (Convolution Neural Networks)☆176Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆144Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆95Updated 6 years ago
- ☆103Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆184Updated last year
- IC implementation of Systolic Array for TPU☆197Updated 4 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆83Updated 3 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- IC implementation of TPU☆100Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆127Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆327Updated last year
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- ☆63Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- 中文:☆95Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated 11 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆89Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆44Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆157Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆184Updated 4 years ago
- Vitis HLS Library for FINN☆190Updated 2 weeks ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆87Updated 2 weeks ago
- DPU on PYNQ☆211Updated last year