cea-wind / SimpleTPULinks
A FPGA Based CNN accelerator, following Google's TPU V1.
☆153Updated 5 years ago
Alternatives and similar repositories for SimpleTPU
Users that are interested in SimpleTPU are comparing it to the libraries listed below
Sorting:
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆159Updated 5 years ago
- IC implementation of TPU☆125Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆146Updated last year
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆336Updated last year
- ☆39Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆115Updated 3 weeks ago
- ☆111Updated 4 years ago
- 中文:☆101Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 4 months ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆192Updated 4 years ago
- Vitis HLS Library for FINN☆197Updated last week
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆243Updated 6 years ago
- ☆65Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆101Updated 4 years ago
- DPU on PYNQ☆221Updated last year
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago