arasi15 / CNN-Accelerator-Implementation-based-on-Eyerissv2Links
☆113Updated 5 years ago
Alternatives and similar repositories for CNN-Accelerator-Implementation-based-on-Eyerissv2
Users that are interested in CNN-Accelerator-Implementation-based-on-Eyerissv2 are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆184Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- IC implementation of Systolic Array for TPU☆269Updated 10 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- ☆43Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆49Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆60Updated 5 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- IC implementation of TPU☆128Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆126Updated 6 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- ☆65Updated 6 years ago
- ☆10Updated 3 years ago