arasi15 / CNN-Accelerator-Implementation-based-on-Eyerissv2Links
☆113Updated 5 years ago
Alternatives and similar repositories for CNN-Accelerator-Implementation-based-on-Eyerissv2
Users that are interested in CNN-Accelerator-Implementation-based-on-Eyerissv2 are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆182Updated last year
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- ☆43Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- verilog实现systolic array及配套IO☆9Updated 8 months ago
- A DNN Accelerator implemented with RTL.☆66Updated 6 months ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- IC implementation of TPU☆128Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆21Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆57Updated 5 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- ☆65Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆80Updated 6 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆123Updated 5 months ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago