WenqiJiang / VGG16_FPGA_AcceleratorLinks
A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 16 (fp16).
☆34Updated 6 years ago
Alternatives and similar repositories for VGG16_FPGA_Accelerator
Users that are interested in VGG16_FPGA_Accelerator are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆120Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- ☆69Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- ☆48Updated 7 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- IC implementation of TPU☆135Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- ☆42Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆30Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago