WenqiJiang / VGG16_FPGA_AcceleratorLinks
A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 16 (fp16).
☆34Updated 5 years ago
Alternatives and similar repositories for VGG16_FPGA_Accelerator
Users that are interested in VGG16_FPGA_Accelerator are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆40Updated 6 years ago
- ☆111Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- ☆65Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆46Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago