WenqiJiang / VGG16_FPGA_Accelerator
A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 16 (fp16).
☆30Updated 5 years ago
Alternatives and similar repositories for VGG16_FPGA_Accelerator:
Users that are interested in VGG16_FPGA_Accelerator are comparing it to the libraries listed below
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- ☆60Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- ☆100Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆14Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆93Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆63Updated last month
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- ☆43Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆40Updated 5 months ago
- Hardware accelerator for convolutional neural networks☆35Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆139Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆36Updated 5 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆55Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆76Updated 3 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago