A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 16 (fp16).
☆34Oct 2, 2019Updated 6 years ago
Alternatives and similar repositories for VGG16_FPGA_Accelerator
Users that are interested in VGG16_FPGA_Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 7 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- Convolutional accelerator kernel, target ASIC & FPGA