WenqiJiang / VGG16_FPGA_AcceleratorLinks

A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 16 (fp16).
34Updated 5 years ago

Alternatives and similar repositories for VGG16_FPGA_Accelerator

Users that are interested in VGG16_FPGA_Accelerator are comparing it to the libraries listed below

Sorting: