WenqiJiang / VGG16_FPGA_AcceleratorLinks
A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 16 (fp16).
☆34Updated 5 years ago
Alternatives and similar repositories for VGG16_FPGA_Accelerator
Users that are interested in VGG16_FPGA_Accelerator are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆66Updated 6 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- ☆113Updated 5 years ago
- ☆65Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- ☆47Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- ☆43Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆11Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago