WenqiJiang / VGG16_FPGA_Accelerator
A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 16 (fp16).
☆26Updated 4 years ago
Related projects: ⓘ
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆32Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆42Updated 6 years ago
- ☆58Updated 5 years ago
- HLS implemented systolic array structure☆38Updated 6 years ago
- ☆43Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆10Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆35Updated 3 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆74Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆60Updated last year
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆121Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆20Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆23Updated 2 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- eyeriss-chisel3☆35Updated 2 years ago
- ☆83Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆18Updated 3 years ago
- A systolic array matrix multiplier☆22Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆9Updated 3 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆81Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago