WenqiJiang / VGG16_FPGA_AcceleratorLinks
A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 16 (fp16).
☆34Updated 5 years ago
Alternatives and similar repositories for VGG16_FPGA_Accelerator
Users that are interested in VGG16_FPGA_Accelerator are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- ☆112Updated 4 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆41Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- ☆65Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- ☆46Updated 7 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- eyeriss-chisel3☆40Updated 3 years ago