WenqiJiang / VGG16_FPGA_AcceleratorLinks
A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 16 (fp16).
☆34Updated 6 years ago
Alternatives and similar repositories for VGG16_FPGA_Accelerator
Users that are interested in VGG16_FPGA_Accelerator are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 8 months ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- ☆118Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- ☆68Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- IC implementation of TPU☆132Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- ☆48Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆152Updated 7 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Verilog implementation of Softmax function☆70Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆187Updated last year
- ☆42Updated 4 years ago
- verilog实现TPU 中的脉动阵列计算卷积的module☆132Updated 4 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago