tpu-systolic-array-weight-stationary
☆26May 7, 2021Updated 5 years ago
Alternatives and similar repositories for ai_on_chip_project1
Users that are interested in ai_on_chip_project1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated last month
- verilog实现TPU中的脉动阵列计算卷积的module☆176May 10, 2025Updated last year
- AI Chip project☆34Jul 14, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆15Apr 24, 2023Updated 3 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- IC implementation of Systolic Array for TPU☆373Oct 21, 2024Updated last year
- IC implementation of TPU☆161Dec 18, 2019Updated 6 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆53Jun 24, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆56Jan 14, 2021Updated 5 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆229Aug 4, 2019Updated 7 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆37Jan 12, 2021Updated 5 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 7 years ago
- RISC-V-based many-core neuromorphic architecture☆18Aug 1, 2026Updated last month
- (Verilog) A simple convolution layer implementation with systolic array structure☆14May 9, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆212Jun 25, 2020Updated 6 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 5 months ago
- Official implementation of the ICLR'25 paper "QERA: an Analytical Framework for Quantization Error Reconstruction".☆14Feb 4, 2025Updated last year