VincentWang1998 / ai_on_chip_project1Links
tpu-systolic-array-weight-stationary
☆24Updated 4 years ago
Alternatives and similar repositories for ai_on_chip_project1
Users that are interested in ai_on_chip_project1 are comparing it to the libraries listed below
Sorting:
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆13Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- Template for project1 TPU☆19Updated 4 years ago
- ☆36Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- ☆68Updated 6 years ago
- A systolic array matrix multiplier☆25Updated 6 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆23Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆60Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- AI Chip project☆32Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆112Updated 2 months ago
- Verilog Implementation of 32-bit Floating Point Adder☆42Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- ☆14Updated 2 years ago
- ☆42Updated 4 years ago
- ☆27Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago