VincentWang1998 / ai_on_chip_project1Links
tpu-systolic-array-weight-stationary
☆24Updated 4 years ago
Alternatives and similar repositories for ai_on_chip_project1
Users that are interested in ai_on_chip_project1 are comparing it to the libraries listed below
Sorting:
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆33Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- syn script for DC Compiler☆13Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- ☆65Updated 6 years ago
- ☆14Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆21Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆16Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Template for project1 TPU☆18Updated 4 years ago
- ☆16Updated 3 weeks ago
- AIChip 2021 project, NCKU☆18Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆17Updated 9 months ago
- ☆15Updated last year
- ☆27Updated 5 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 5 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago