VincentWang1998 / ai_on_chip_project1Links
tpu-systolic-array-weight-stationary
☆24Updated 4 years ago
Alternatives and similar repositories for ai_on_chip_project1
Users that are interested in ai_on_chip_project1 are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆47Updated 3 years ago
- Template for project1 TPU☆19Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- ☆65Updated 6 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 2 months ago
- IC implementation of TPU☆128Updated 5 years ago
- ☆14Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- ☆43Updated 4 years ago
- ☆27Updated 5 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆21Updated 11 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- A systolic array matrix multiplier☆24Updated 5 years ago
- AI Chip project☆31Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago