VincentWang1998 / ai_on_chip_project1
tpu-systolic-array-weight-stationary
☆19Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for ai_on_chip_project1
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- ☆26Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆69Updated 2 years ago
- eyeriss-chisel3☆39Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆24Updated 5 years ago
- ☆13Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- ☆93Updated 4 years ago
- ☆60Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- A verilog implementation for Network-on-Chip☆68Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- syn script for DC Compiler☆12Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆11Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- ☆9Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Updated 6 years ago