GATECH-EIC / ViTCoD
[HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design
☆88Updated last year
Related projects: ⓘ
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆64Updated 3 weeks ago
- An FPGA Accelerator for Transformer Inference☆69Updated 2 years ago
- A co-design architecture on sparse attention☆41Updated 3 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆103Updated last year
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆82Updated 4 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆30Updated 9 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆18Updated 6 months ago
- ☆37Updated 3 years ago
- ViTALiTy (HPCA'23) Code Repository☆18Updated last year
- ☆75Updated 10 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆23Updated last month
- ☆27Updated 4 years ago
- ☆15Updated this week
- ☆28Updated last year
- Open-source of MSD framework☆14Updated last year
- ☆38Updated last week
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆47Updated 2 weeks ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆92Updated 5 months ago
- ☆23Updated 6 months ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆11Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆41Updated 3 months ago
- ☆67Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- RTL implementation of Flex-DPE.☆84Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆34Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆28Updated last month
- ☆12Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆29Updated last year