GATECH-EIC / ViTCoDLinks
[HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design
☆115Updated 2 years ago
Alternatives and similar repositories for ViTCoD
Users that are interested in ViTCoD are comparing it to the libraries listed below
Sorting:
- ☆48Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- ☆49Updated last month
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆101Updated last year
- A co-design architecture on sparse attention☆51Updated 4 years ago
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- ☆107Updated last year
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆124Updated last year
- ☆29Updated this week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆14Updated this week
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- ☆35Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆58Updated last week
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆51Updated 4 months ago
- ☆28Updated 4 months ago
- ☆44Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆24Updated 9 months ago
- ☆41Updated 2 weeks ago
- ☆65Updated last week
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆43Updated last year
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- ☆56Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆87Updated 4 months ago
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆21Updated 9 years ago