GATECH-EIC / ViTCoD
[HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design
☆105Updated last year
Alternatives and similar repositories for ViTCoD
Users that are interested in ViTCoD are comparing it to the libraries listed below
Sorting:
- ☆45Updated 3 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆131Updated last year
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆86Updated 8 months ago
- ☆33Updated 4 months ago
- ☆97Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆26Updated last year
- A co-design architecture on sparse attention☆52Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆41Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆31Updated this week
- An FPGA Accelerator for Transformer Inference☆81Updated 3 years ago
- ☆34Updated 4 years ago
- ViTALiTy (HPCA'23) Code Repository☆22Updated 2 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆119Updated last year
- ☆26Updated this week
- ☆43Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- List of papers related to Vision Transformers quantization and hardware acceleration in recent AI conferences and journals.☆85Updated 11 months ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆12Updated 3 months ago
- The official implementation of the DAC 2024 paper GQA-LUT☆17Updated 4 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆53Updated 3 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆51Updated 2 months ago
- Open-source of MSD framework☆16Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆114Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆51Updated last month
- ☆56Updated last week
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆14Updated 10 months ago
- ☆50Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆32Updated 11 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 9 months ago