IC implementation of Systolic Array for TPU
☆376Oct 21, 2024Updated last year
Alternatives and similar repositories for Systolic-array-implementation-in-RTL-for-TPU
Users that are interested in Systolic-array-implementation-in-RTL-for-TPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verilog实现TPU中的脉动阵列计算卷积的module☆178May 10, 2025Updated last year
- IC implementation of TPU☆161Dec 18, 2019Updated 6 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆230Aug 4, 2019Updated 7 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆89Nov 2, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- tpu-systolic-array-weight-stationary☆26May 7, 2021Updated 5 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆39Aug 28, 2025Updated last year
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆581Jan 5, 2019Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆53Jun 24, 2022Updated 4 years ago
- ☆57Jan 14, 2021Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆266Apr 10, 2023Updated 3 years ago
- AI Chip project☆34Jul 14, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆124Nov 26, 2025Updated 10 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆273Mar 24, 2024Updated 2 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆158Jul 22, 2025Updated last year
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆187Dec 14, 2019Updated 6 years ago
- verilog实现systolic array及配套IO☆15Dec 2, 2024Updated last year
- Berkeley's Spatial Array Generator☆1,510Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 7 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆14May 9, 2022Updated 4 years ago
- ☆128Jul 22, 2020Updated 6 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆248Oct 16, 2025Updated 11 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆53Dec 3, 2023Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆179Jul 25, 2019Updated 7 years ago
- synthesiseable ieee 754 floating point library in verilog☆760Mar 13, 2023Updated 3 years ago
- Repository to host and maintain SCALE-Sim code☆535Jun 28, 2026Updated 3 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆181Mar 5, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆581Jul 17, 2025Updated last year
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆144May 10, 2024Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆164Feb 11, 2025Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆247Dec 8, 2022Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆47Sep 26, 2023Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆202Dec 15, 2017Updated 8 years ago