abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPULinks
IC implementation of Systolic Array for TPU
☆263Updated 9 months ago
Alternatives and similar repositories for Systolic-array-implementation-in-RTL-for-TPU
Users that are interested in Systolic-array-implementation-in-RTL-for-TPU are comparing it to the libraries listed below
Sorting:
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- ☆113Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆182Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- IC implementation of TPU☆128Updated 5 years ago
- ☆43Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆57Updated 5 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆194Updated 6 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- verilog实现systolic array及配套IO☆9Updated 8 months ago
- ☆176Updated last month
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆187Updated 9 months ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆52Updated 11 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆127Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- AMD University Program HLS tutorial☆99Updated 9 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆152Updated 2 years ago
- Implementation of CNN using Verilog☆222Updated 7 years ago