abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPULinks
IC implementation of Systolic Array for TPU
☆285Updated last year
Alternatives and similar repositories for Systolic-array-implementation-in-RTL-for-TPU
Users that are interested in Systolic-array-implementation-in-RTL-for-TPU are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- ☆120Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆195Updated last year
- IC implementation of TPU☆135Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- ☆42Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- Small-scale Tensor Processing Unit built on an FPGA☆205Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆71Updated 7 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- Verilog implementation of Softmax function☆73Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- ☆199Updated 4 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- AMD University Program HLS tutorial☆116Updated 11 months ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆59Updated last year
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆132Updated 8 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago