abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPU
IC implementation of Systolic Array for TPU
☆197Updated 4 months ago
Alternatives and similar repositories for Systolic-array-implementation-in-RTL-for-TPU:
Users that are interested in Systolic-array-implementation-in-RTL-for-TPU are comparing it to the libraries listed below
- Convolutional accelerator kernel, target ASIC & FPGA☆184Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆145Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆88Updated 3 years ago
- ☆103Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆176Updated 7 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆157Updated 11 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆142Updated 8 months ago
- An AXI4 crossbar implementation in SystemVerilog☆137Updated 3 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆90Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆81Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆69Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆33Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated 11 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆157Updated 5 years ago
- IC implementation of TPU☆100Updated 5 years ago
- ☆127Updated 2 weeks ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- AXI总线连接器☆95Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆48Updated 3 weeks ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆135Updated 5 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Implementation of CNN using Verilog☆207Updated 7 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆123Updated 6 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆13Updated 10 months ago
- Convolutional Neural Network RTL-level Design☆47Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆184Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆36Updated last week