abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPULinks
IC implementation of Systolic Array for TPU
☆269Updated 10 months ago
Alternatives and similar repositories for Systolic-array-implementation-in-RTL-for-TPU
Users that are interested in Systolic-array-implementation-in-RTL-for-TPU are comparing it to the libraries listed below
Sorting:
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆185Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- ☆113Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- ☆43Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- IC implementation of TPU☆128Updated 5 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆197Updated 6 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated last week
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆191Updated 9 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆153Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆60Updated 5 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆139Updated 5 months ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- Convolutional Neural Network RTL-level Design☆67Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- ☆184Updated 2 months ago
- AMD University Program HLS tutorial☆100Updated 9 months ago