abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPULinks
IC implementation of Systolic Array for TPU
☆280Updated 11 months ago
Alternatives and similar repositories for Systolic-array-implementation-in-RTL-for-TPU
Users that are interested in Systolic-array-implementation-in-RTL-for-TPU are comparing it to the libraries listed below
Sorting:
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- ☆118Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆109Updated 2 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆192Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆163Updated last year
- IC implementation of TPU☆132Updated 5 years ago
- ☆42Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆21Updated last year
- Small-scale Tensor Processing Unit built on an FPGA☆202Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆152Updated 7 months ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆187Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆68Updated 7 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- Implementation of CNN using Verilog☆223Updated 7 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆130Updated 7 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆199Updated 11 months ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- ☆195Updated 3 months ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- Convolutional Neural Network RTL-level Design☆70Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago