abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPU
IC implementation of Systolic Array for TPU
☆207Updated 5 months ago
Alternatives and similar repositories for Systolic-array-implementation-in-RTL-for-TPU:
Users that are interested in Systolic-array-implementation-in-RTL-for-TPU are comparing it to the libraries listed below
- Convolutional accelerator kernel, target ASIC & FPGA☆184Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago
- ☆104Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆138Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆94Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆144Updated 9 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆157Updated last year
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆82Updated 5 years ago
- IC implementation of TPU☆113Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆124Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- AXI总线连接器☆96Updated 5 years ago
- ☆131Updated last month
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- ☆63Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆140Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆33Updated 2 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆168Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆55Updated last month
- Implementation of CNN using Verilog☆209Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆85Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆194Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆144Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆47Updated 4 years ago