IC implementation of TPU
☆159Dec 18, 2019Updated 6 years ago
Alternatives and similar repositories for TPU-Tensor-Processing-Unit
Users that are interested in TPU-Tensor-Processing-Unit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Small-scale Tensor Processing Unit built on an FPGA☆229Aug 4, 2019Updated 7 years ago
- ☆55Jan 14, 2021Updated 5 years ago
- AI Chip project☆34Jul 14, 2021Updated 5 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆575Jan 5, 2019Updated 7 years ago
- IC implementation of Systolic Array for TPU☆368Oct 21, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A FPGA Based CNN accelerator, following Google's TPU V1.☆176Jul 25, 2019Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆174May 10, 2025Updated last year
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆177Jun 9, 2023Updated 3 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆274May 6, 2023Updated 3 years ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆775Dec 6, 2017Updated 8 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 5 years ago
- Tensor Processing Unit implementation in Verilog☆15Mar 18, 2025Updated last year
- ☆15Apr 24, 2023Updated 3 years ago
- The official NaplesPU hardware code repository☆36Jul 27, 2019Updated 7 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆258Apr 10, 2023Updated 3 years ago
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆227Dec 22, 2020Updated 5 years ago
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆22Jun 16, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆128Jul 22, 2020Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆200Dec 15, 2017Updated 8 years ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- course design☆23Feb 28, 2018Updated 8 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆185Dec 14, 2019Updated 6 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆37Aug 28, 2025Updated 11 months ago
- Eyeriss chip simulator☆41Mar 6, 2020Updated 6 years ago
- ☆10Nov 4, 2022Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An AI accelerator implementation with Xilinx FPGA☆95Updated this week
- Systolic array based simple TPU for CNN on PYNQ-Z2☆51Jun 24, 2022Updated 4 years ago
- ☆25May 14, 2025Updated last year
- 文档编写☆14Sep 19, 2020Updated 5 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆15Feb 7, 2019Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago