leo47007 / TPU-Tensor-Processing-UnitLinks
IC implementation of TPU
☆124Updated 5 years ago
Alternatives and similar repositories for TPU-Tensor-Processing-Unit
Users that are interested in TPU-Tensor-Processing-Unit are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- ☆39Updated 4 years ago
- AI Chip project☆32Updated 3 years ago
- ☆112Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- IC implementation of Systolic Array for TPU☆251Updated 8 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- ☆65Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆128Updated 3 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆191Updated 5 years ago
- AMD University Program HLS tutorial☆97Updated 7 months ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆55Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆152Updated 2 years ago