IC implementation of TPU
☆148Dec 18, 2019Updated 6 years ago
Alternatives and similar repositories for TPU-Tensor-Processing-Unit
Users that are interested in TPU-Tensor-Processing-Unit are comparing it to the libraries listed below
Sorting:
- Small-scale Tensor Processing Unit built on an FPGA☆221Aug 4, 2019Updated 6 years ago
- ☆52Jan 14, 2021Updated 5 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆549Jan 5, 2019Updated 7 years ago
- IC implementation of Systolic Array for TPU☆343Oct 21, 2024Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆164May 10, 2025Updated 10 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆173Jul 25, 2019Updated 6 years ago
- AIChip 2021 project, NCKU☆17May 6, 2021Updated 4 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆171Jun 9, 2023Updated 2 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆273May 6, 2023Updated 2 years ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆741Dec 6, 2017Updated 8 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated last year
- ☆14Apr 24, 2023Updated 2 years ago
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆221Dec 22, 2020Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆248Apr 10, 2023Updated 2 years ago
- course design☆23Feb 28, 2018Updated 8 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆32Aug 28, 2025Updated 6 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆46Jun 24, 2022Updated 3 years ago
- Eyeriss chip simulator☆39Mar 6, 2020Updated 6 years ago
- ☆125Jul 22, 2020Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆182Dec 14, 2019Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆199Dec 15, 2017Updated 8 years ago
- ☆22May 14, 2025Updated 10 months ago
- Berkeley's Spatial Array Generator☆1,251Updated this week
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆13Feb 7, 2019Updated 7 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆445Dec 2, 2019Updated 6 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 3 years ago
- An AI accelerator implementation with Xilinx FPGA☆83Jan 29, 2025Updated last year
- 3×3脉动阵列乘法器☆51Sep 18, 2019Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Dec 19, 2021Updated 4 years ago