leo47007 / TPU-Tensor-Processing-UnitLinks
IC implementation of TPU
☆128Updated 5 years ago
Alternatives and similar repositories for TPU-Tensor-Processing-Unit
Users that are interested in TPU-Tensor-Processing-Unit are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- ☆65Updated 6 years ago
- ☆113Updated 5 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- ☆43Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆135Updated 5 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆194Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆127Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆152Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- AI Chip project☆31Updated 4 years ago