leo47007 / TPU-Tensor-Processing-UnitLinks
IC implementation of TPU
☆128Updated 5 years ago
Alternatives and similar repositories for TPU-Tensor-Processing-Unit
Users that are interested in TPU-Tensor-Processing-Unit are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- ☆65Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆139Updated 5 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- ☆43Updated 4 years ago
- ☆113Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- IC implementation of Systolic Array for TPU☆269Updated 10 months ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 8 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆49Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆197Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated last week
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- AI Chip project☆31Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago