suchuankai / CNN-hw-accelerator
CNN hardware accelerator to accelerate quantized LeNet-5 model
☆30Updated last year
Alternatives and similar repositories for CNN-hw-accelerator:
Users that are interested in CNN-hw-accelerator are comparing it to the libraries listed below
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆48Updated 3 weeks ago
- ☆103Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆39Updated 2 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆88Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆25Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆145Updated 5 years ago
- ☆14Updated last year
- ☆22Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆38Updated last month
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆36Updated 7 months ago
- ☆63Updated 6 years ago
- ☆31Updated 5 years ago
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆26Updated 4 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆12Updated 4 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆14Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆40Updated 5 months ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- ☆30Updated 5 months ago
- eyeriss-chisel3☆40Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago