suchuankai / CNN-hw-acceleratorLinks
CNN hardware accelerator to accelerate quantized LeNet-5 model
☆38Updated last year
Alternatives and similar repositories for CNN-hw-accelerator
Users that are interested in CNN-hw-accelerator are comparing it to the libraries listed below
Sorting:
- ☆113Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆49Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- ☆14Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆185Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- ☆43Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆60Updated 5 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆126Updated 6 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆21Updated 10 months ago
- Convolutional Neural Network RTL-level Design☆67Updated 3 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 5 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- ☆10Updated 3 years ago