CNN hardware accelerator to accelerate quantized LeNet-5 model
☆45Sep 26, 2023Updated 2 years ago
Alternatives and similar repositories for CNN-hw-accelerator
Users that are interested in CNN-hw-accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- Hardware accelerator for convolutional neural networks☆74Aug 9, 2022Updated 3 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 3 years ago
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An LeNet RTL implement onto FPGA☆50May 4, 2018Updated 8 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆67Apr 13, 2024Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆14Aug 26, 2021Updated 4 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- ☆18Mar 23, 2023Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆14Nov 4, 2022Updated 3 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆29Aug 28, 2024Updated last year
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Sep 12, 2022Updated 3 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆29Jul 31, 2019Updated 6 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- ☆127Jul 22, 2020Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 4 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Nov 18, 2018Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆256Apr 10, 2023Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆20Aug 19, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆195Apr 10, 2023Updated 3 years ago
- ☆18Oct 3, 2024Updated last year
- ☆13Jul 24, 2018Updated 7 years ago
- bitfusion verilog implementation☆13Feb 21, 2022Updated 4 years ago
- 透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。☆19Oct 25, 2023Updated 2 years ago
- ☆24Nov 11, 2025Updated 7 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆19Jul 9, 2024Updated last year
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆22Dec 13, 2024Updated last year
- A DNN Accelerator implemented with RTL.☆70Jan 9, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 3 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- ☆35Nov 24, 2021Updated 4 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 7 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- Convolutional Neural Network in C (for educational purposes)☆31Jan 18, 2021Updated 5 years ago
- ☆31Jun 8, 2022Updated 4 years ago