suchuankai / CNN-hw-accelerator
CNN hardware accelerator to accelerate quantized LeNet-5 model
☆31Updated last year
Alternatives and similar repositories for CNN-hw-accelerator:
Users that are interested in CNN-hw-accelerator are comparing it to the libraries listed below
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆54Updated last month
- ☆103Updated 4 years ago
- tpu-systolic-array-weight-stationary☆22Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- ☆14Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆28Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆27Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆146Updated 5 years ago
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆37Updated 7 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 5 years ago
- ☆15Updated last year
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆30Updated 4 years ago
- Verilog implementation of Softmax function☆59Updated 2 years ago
- ☆63Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆91Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆29Updated 4 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆13Updated 10 months ago
- Nuclei E203 with yolo accelerator based on xc7k325☆11Updated 8 months ago
- C++ code for HLS FPGA implementation of transformer☆15Updated 6 months ago