eda-lab / CNNAF-CNN-AcceleratorLinks
CNN-Accelerator based on FPGA developed by verilog HDL.
☆11Updated 4 years ago
Alternatives and similar repositories for CNNAF-CNN-Accelerator
Users that are interested in CNNAF-CNN-Accelerator are comparing it to the libraries listed below
Sorting:
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- RTL code for the DPU chip designed for irregular graphs☆13Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆63Updated 3 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- A systolic array matrix multiplier☆30Updated 6 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Updated 3 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Updated 6 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Updated 4 years ago
- DMA controller for CNN accelerator☆14Updated 8 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆42Updated 2 years ago
- 2020 xilinx summer school☆19Updated 5 years ago
- ☆26Updated 3 years ago
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆39Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆41Updated 3 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 5 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆30Updated last year