eda-lab / CNNAF-CNN-Accelerator
CNN-Accelerator based on FPGA developed by verilog HDL.
☆10Updated 3 years ago
Alternatives and similar repositories for CNNAF-CNN-Accelerator:
Users that are interested in CNNAF-CNN-Accelerator are comparing it to the libraries listed below
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆10Updated 4 months ago
- ☆26Updated 5 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆17Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆12Updated 5 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆14Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- Spiking Neural Network Accelerator☆15Updated 2 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆12Updated 7 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆14Updated last year
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆16Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆40Updated 6 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆56Updated last month
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆31Updated 5 years ago