eda-lab / CNNAF-CNN-Accelerator
CNN-Accelerator based on FPGA developed by verilog HDL.
☆9Updated 3 years ago
Alternatives and similar repositories for CNNAF-CNN-Accelerator:
Users that are interested in CNNAF-CNN-Accelerator are comparing it to the libraries listed below
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- LSTM neural network (verilog)☆13Updated 6 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆13Updated 4 years ago
- ☆24Updated 5 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 5 months ago
- Spiking Neural Network Accelerator☆13Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆36Updated 2 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆11Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆28Updated last year
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 6 years ago
- ☆19Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆35Updated 5 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆30Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆25Updated 2 months ago
- EE 272B - VLSI Design Project☆11Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆46Updated last week
- ☆17Updated 4 years ago
- ☆10Updated 3 months ago