jiaaom / HPDLALinks
Systolic-array based Deep Learning Accelerator generator
☆28Updated 5 years ago
Alternatives and similar repositories for HPDLA
Users that are interested in HPDLA are comparing it to the libraries listed below
Sorting:
- ☆73Updated 7 years ago
- ☆65Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆206Updated 5 years ago
- ☆66Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- ☆71Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Updated 5 years ago
- ☆72Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Library of approximate arithmetic circuits☆62Updated 3 weeks ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Verilog implementation of Softmax function☆80Updated 3 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆48Updated last year
- ☆35Updated 6 years ago
- Template for project1 TPU☆23Updated 4 years ago
- CNN accelerator☆29Updated 8 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 5 years ago