yuyuranium / FPGA-Project-2022-simple-tpuLinks
Systolic array based simple TPU for CNN on PYNQ-Z2
☆34Updated 3 years ago
Alternatives and similar repositories for FPGA-Project-2022-simple-tpu
Users that are interested in FPGA-Project-2022-simple-tpu are comparing it to the libraries listed below
Sorting:
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- ☆113Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆21Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆43Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆65Updated 6 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- ☆34Updated 6 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆135Updated 5 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- ☆14Updated 2 years ago