yuyuranium / FPGA-Project-2022-simple-tpuLinks
Systolic array based simple TPU for CNN on PYNQ-Z2
☆35Updated 3 years ago
Alternatives and similar repositories for FPGA-Project-2022-simple-tpu
Users that are interested in FPGA-Project-2022-simple-tpu are comparing it to the libraries listed below
Sorting:
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆49Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- ☆113Updated 5 years ago
- verilog实现TPU 中的脉动阵列计算卷积的module☆129Updated 3 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- ☆43Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆139Updated 5 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- ☆65Updated 6 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆21Updated 10 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- ☆34Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆67Updated 3 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago