Systolic array based simple TPU for CNN on PYNQ-Z2
☆46Jun 24, 2022Updated 3 years ago
Alternatives and similar repositories for FPGA-Project-2022-simple-tpu
Users that are interested in FPGA-Project-2022-simple-tpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆167May 10, 2025Updated 11 months ago
- ☆16Apr 24, 2023Updated 3 years ago
- IC implementation of Systolic Array for TPU☆353Oct 21, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- verilog实现systolic array及配套IO☆12Dec 2, 2024Updated last year
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆171Mar 5, 2025Updated last year
- Floating-point matrix multiplication implementation (arbitrary precision)☆18Aug 3, 2021Updated 4 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆27May 20, 2019Updated 6 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- ☆26Jun 21, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Jan 18, 2025Updated last year
- Superscalar Out-of-Order NPU Design on FPGA☆14May 17, 2024Updated last year
- Video about NP-completeness, circuit SAT and "reversing time"☆15Aug 18, 2024Updated last year
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆89Nov 26, 2025Updated 5 months ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Mar 16, 2022Updated 4 years ago
- Framework for radix encoded SNN on FPGA☆18Dec 7, 2021Updated 4 years ago
- IC implementation of TPU☆153Dec 18, 2019Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆254Apr 10, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆56Jul 31, 2024Updated last year
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆37Dec 22, 2023Updated 2 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆45Sep 26, 2023Updated 2 years ago
- ☆23Mar 27, 2026Updated last month
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Jan 12, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆242Oct 16, 2025Updated 6 months ago
- Convolutional Neural Network RTL-level Design☆80Oct 22, 2021Updated 4 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆20May 26, 2021Updated 4 years ago
- ☆33Jan 6, 2026Updated 4 months ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆166Dec 13, 2020Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆31Jan 29, 2026Updated 3 months ago