omarelhedaby / CNN-FPGALinks
Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
☆542Updated 4 years ago
Alternatives and similar repositories for CNN-FPGA
Users that are interested in CNN-FPGA are comparing it to the libraries listed below
Sorting:
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆349Updated 2 years ago
- FPGA project☆229Updated 3 years ago
- ☆250Updated last year
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆569Updated 7 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆81Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆199Updated 11 months ago
- FPGA☆158Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆167Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆126Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆118Updated 2 weeks ago
- Implement Tiny YOLO v3 on ZYNQ☆300Updated 5 months ago
- 2023集创赛紫光同创杯一等奖项目☆127Updated last year
- some interesting demos for starters☆84Updated 2 years ago
- ☆287Updated last year
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆30Updated 10 months ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆873Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆187Updated last year
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆46Updated last year
- 代码在这个库里 Code is here