Spiritator / FPGA_LeNet5_ws_8x8Links
FPGA implement of 8x8 weight stationary systolic array DNN accelerator
☆12Updated 4 years ago
Alternatives and similar repositories for FPGA_LeNet5_ws_8x8
Users that are interested in FPGA_LeNet5_ws_8x8 are comparing it to the libraries listed below
Sorting:
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆21Updated last year
- ☆15Updated last year
- Open-source of MSD framework☆16Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- ☆113Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- C++ code for HLS FPGA implementation of transformer☆17Updated 10 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆80Updated 6 months ago
- A DNN Accelerator implemented with RTL.☆66Updated 6 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆182Updated last year
- ☆43Updated 4 years ago
- bitfusion verilog implementation☆10Updated 3 years ago
- ☆44Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆43Updated 10 months ago