Spiritator / FPGA_LeNet5_ws_8x8Links
FPGA implement of 8x8 weight stationary systolic array DNN accelerator
☆13Updated 4 years ago
Alternatives and similar repositories for FPGA_LeNet5_ws_8x8
Users that are interested in FPGA_LeNet5_ws_8x8 are comparing it to the libraries listed below
Sorting:
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆27Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- ☆14Updated 2 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- ☆119Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated 11 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- C++ code for HLS FPGA implementation of transformer☆18Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆35Updated 6 years ago
- A systolic array matrix multiplier☆25Updated 6 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- SNN on FPGA☆11Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆109Updated 2 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- ☆42Updated 4 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 5 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆19Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- ☆19Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 7 months ago