GuoningHuang / FPGA-CNN-accelerator-based-on-systolic-arrayLinks
2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。
☆191Updated 9 months ago
Alternatives and similar repositories for FPGA-CNN-accelerator-based-on-systolic-array
Users that are interested in FPGA-CNN-accelerator-based-on-systolic-array are comparing it to the libraries listed below
Sorting:
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆157Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基 于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆116Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆107Updated 2 weeks ago
- ☆246Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- FPGA☆158Updated last year
- Convolutional Neural Network RTL-level Design☆67Updated 3 years ago
- some interesting demos for starters☆82Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆60Updated 5 months ago
- FPGA project☆224Updated 3 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated 2 years ago
- verilog实现TPU中的脉动阵 列计算卷积的module☆129Updated 3 months ago
- CPU Design Based on RISCV ISA☆120Updated last year
- 2023集创赛紫光同创杯一等奖项目☆121Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆341Updated 2 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- FPGA实现简单的图像处理算法☆48Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆151Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- fpga跑sobel识别算法☆38Updated 4 years ago
- 一个开源的FPGA神经网络加速器。☆171Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆256Updated 7 years ago
- AXI协议规范中文翻译版☆160Updated 3 years ago
- IC implementation of Systolic Array for TPU☆269Updated 10 months ago
- AXI总线连接器☆103Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆184Updated last year