GuoningHuang / FPGA-CNN-accelerator-based-on-systolic-array
2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。
☆161Updated 5 months ago
Alternatives and similar repositories for FPGA-CNN-accelerator-based-on-systolic-array:
Users that are interested in FPGA-CNN-accelerator-based-on-systolic-array are comparing it to the libraries listed below
- 2023集创赛紫光同创杯一等奖项目☆107Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实 现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆93Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆141Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆77Updated this week
- FPGA实现简单的图像处理算法☆41Updated 2 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆32Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆42Updated last month
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆174Updated last year
- some interesting demos for starters☆73Updated 2 years ago
- FPGA project☆216Updated 3 years ago
- FPGA☆153Updated 9 months ago
- ☆225Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆78Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆189Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆92Updated 3 years ago
- 该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品☆19Updated 2 months ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆50Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆34Updated 2 years ago
- CPU Design Based on RISCV ISA☆102Updated 9 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆143Updated 4 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆74Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆164Updated last year
- fpga跑sobel识别算法☆29Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆82Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆198Updated last year
- 一个开源的FPGA神经网络加速器。☆160Updated last year
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆36Updated 11 months ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago