GuoningHuang / FPGA-CNN-accelerator-based-on-systolic-array
2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。
☆132Updated 2 months ago
Alternatives and similar repositories for FPGA-CNN-accelerator-based-on-systolic-array:
Users that are interested in FPGA-CNN-accelerator-based-on-systolic-array are comparing it to the libraries listed below
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆135Updated last year
- 2023集创赛紫光同创杯一等奖项目☆81Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆73Updated last year
- ☆205Updated 9 months ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated last year
- FPGA实现简单的图像处理算法☆39Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆31Updated 2 years ago
- some interesting demos for starters☆68Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆69Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- FPGA project☆203Updated 2 years ago
- FPGA☆144Updated 7 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆163Updated 10 months ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆29Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆42Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆49Updated this week
- 一个开源的FPGA神经网络加速器。☆139Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆45Updated 9 months ago
- CNN accelerator implemented with Spinal HDL☆144Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆194Updated last year
- 帧差法运动目标检测,基于ZYNQ7020☆56Updated 3 years ago
- fpga跑sobel识别算法☆27Updated 3 years ago
- AXI总线连接器☆93Updated 4 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆12Updated 8 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆175Updated last year
- CPU Design Based on RISCV ISA☆84Updated 7 months ago
- ☆31Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆131Updated 5 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆289Updated last year