GuoningHuang / FPGA-CNN-accelerator-based-on-systolic-arrayLinks
2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。
☆215Updated 2 months ago
Alternatives and similar repositories for FPGA-CNN-accelerator-based-on-systolic-array
Users that are interested in FPGA-CNN-accelerator-based-on-systolic-array are comparing it to the libraries listed below
Sorting:
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆174Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆136Updated 2 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆261Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆84Updated 9 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆191Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆46Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆120Updated 2 months ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆236Updated 2 years ago
- some interesting demos for starters☆93Updated 3 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆361Updated 2 years ago
- FPGA☆159Updated last year
- FPGA project☆234Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆141Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- verilog实现systolic array及配套IO☆10Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆144Updated 7 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆87Updated 3 years ago
- FPGA实现简单的图像处理算法☆63Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆210Updated 2 years ago
- IC implementation of Systolic Array for TPU☆317Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year
- CPU Design Based on RISCV ISA☆126Updated last year
- 一个开源的FPGA神经网络加速器。☆185Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆281Updated 7 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆64Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆122Updated 5 months ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago