openasic-org / xkDLALinks
xkDLA：XinKai Deep Learning Accelerator (RTL)
☆35Updated last year
Alternatives and similar repositories for xkDLA
Users that are interested in xkDLA are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- ☆52Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- A small Neural Network Processor for Edge devices.☆11Updated 2 years ago
- PCI Express controller model☆60Updated 2 years ago
- ☆29Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆19Updated 2 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 9 months ago
- ☆47Updated 3 months ago
- ☆34Updated 6 years ago
- ☆30Updated 2 weeks ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- The official NaplesPU hardware code repository☆17Updated 6 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆17Updated last week
- ☆63Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆28Updated last month
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆64Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago