openasic-org / xkDLALinks
xkDLA：XinKai Deep Learning Accelerator (RTL)
☆34Updated last year
Alternatives and similar repositories for xkDLA
Users that are interested in xkDLA are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- ☆51Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last month
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- ☆29Updated 4 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆18Updated last month
- eyeriss-chisel3☆40Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- ☆34Updated 6 years ago
- ☆30Updated 2 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- ☆27Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆47Updated 2 months ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- ☆59Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆19Updated 10 months ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- CNN accelerator☆27Updated 8 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week