openasic-org / xkDLA
xkDLA：XinKai Deep Learning Accelerator (RTL)
☆25Updated 10 months ago
Related projects ⓘ
Alternatives and complementary repositories for xkDLA
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- ☆37Updated 5 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- ☆25Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆13Updated 3 weeks ago
- Verilog Code for a JPEG Decoder☆32Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆38Updated 4 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆14Updated last month
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- Wraps the NVDLA project for Chipyard integration☆19Updated 8 months ago
- eyeriss-chisel3☆39Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆45Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆24Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- ☆42Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆22Updated last year
- RTL code of some arbitration algorithm☆12Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆15Updated 6 years ago
- ☆10Updated 5 months ago