xkDLA：XinKai Deep Learning Accelerator (RTL)
☆48Jan 15, 2024Updated 2 years ago
Alternatives and similar repositories for xkDLA
Users that are interested in xkDLA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- xk264：AVC/H.264 Video Encoder IP Core (RTL)☆69Mar 22, 2023Updated 3 years ago
- xk265：HEVC/H.265 Video Encoder IP Core (RTL)☆292Apr 9, 2023Updated 3 years ago
- ☆12Jan 31, 2023Updated 3 years ago
- xkISP：Xinkai ISP IP Core (HLS)☆326Mar 14, 2023Updated 3 years ago
- ☆47Aug 23, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆34Jun 8, 2022Updated 4 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- ☆15Apr 24, 2023Updated 3 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- CNN accelerator implemented with Spinal HDL☆162Sep 29, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- ☆13Jan 24, 2026Updated 9 months ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Nov 27, 2025Updated 11 months ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- FPU Generator☆21Updated this week
- ☆67May 14, 2022Updated 4 years ago
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm☆23Sep 27, 2026Updated last month
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆184Mar 5, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆213Jun 25, 2020Updated 6 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆41Aug 13, 2024Updated 2 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆13Sep 30, 2022Updated 4 years ago
- A modular hardware abstraction library☆53Updated this week
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- Public release☆60Sep 3, 2019Updated 7 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆24Oct 27, 2026Updated last week
- ☆27Aug 2, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆39Oct 15, 2026Updated 2 weeks ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Jul 21, 2024Updated 2 years ago
- ☆28Jun 21, 2024Updated 2 years ago
- ☆21Apr 7, 2021Updated 5 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago