openasic-org / xkDLALinks
xkDLA:XinKai Deep Learning Accelerator (RTL)
☆32Updated last year
Alternatives and similar repositories for xkDLA
Users that are interested in xkDLA are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆28Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 weeks ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆22Updated 2 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- ☆58Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- ☆49Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- CNN accelerator