openasic-org / xkDLALinks
xkDLA:XinKai Deep Learning Accelerator (RTL)
☆39Updated last year
Alternatives and similar repositories for xkDLA
Users that are interested in xkDLA are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆56Updated 6 years ago
- DMA controller for CNN accelerator☆14Updated 8 years ago
- ☆70Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Updated 2 years ago
- ☆30Updated 5 years ago
- A small Neural Network Processor for Edge devices.☆13Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated 2 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- ☆37Updated 6 years ago
- ☆65Updated 3 years ago
- ☆30Updated this week
- Tutorials on HLS Design☆52Updated 5 years ago
- matrix-coprocessor for RISC-V☆23Updated 6 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆67Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last week
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 4 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆53Updated 6 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- PCI Express controller model☆68Updated 3 years ago