xkDLA：XinKai Deep Learning Accelerator (RTL)
☆44Jan 15, 2024Updated 2 years ago
Alternatives and similar repositories for xkDLA
Users that are interested in xkDLA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- xk264：AVC/H.264 Video Encoder IP Core (RTL)☆62Mar 22, 2023Updated 3 years ago
- ☆47Aug 23, 2023Updated 2 years ago
- ☆33Jun 8, 2022Updated 4 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- xk265：HEVC/H.265 Video Encoder IP Core (RTL)☆282Apr 9, 2023Updated 3 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆13Sep 30, 2022Updated 3 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 7 months ago
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1.☆23Jul 11, 2026Updated 2 weeks ago
- FPU Generator☆20Jul 16, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆210Jun 25, 2020Updated 6 years ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- Public release☆59Sep 3, 2019Updated 6 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Updated this week
- USB -> AXI Debug Bridge☆45Jun 5, 2021Updated 5 years ago
- AXI X-Bar☆20Apr 8, 2020Updated 6 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆34May 22, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A modular hardware abstraction library☆55Updated this week
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆30Feb 22, 2024Updated 2 years ago
- ☆21Apr 7, 2021Updated 5 years ago
- ☆27Aug 2, 2021Updated 4 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Update papers about the Accelerators for Spiking Neural Networks.☆20Mar 20, 2024Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- 32-bit Pipelined RISC-V CPU Based on RV32I & RV32M including Forwarding, Hazard, Flush, Brach Predictor and two L1 Cache to transmiss dat…☆15May 31, 2026Updated last month
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Updated this week
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆184Dec 14, 2019Updated 6 years ago
- ☆67May 14, 2022Updated 4 years ago
- H264视频解码verilog实现☆91Aug 11, 2017Updated 8 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago