Alternatives and similar repositories for dMazeRunner:

Users that are interested in dMazeRunner are comparing it to the libraries listed below

• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆28Updated last year
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆29Updated 3 years ago
• diwu1990 / uSystolic-Sim
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆73Updated 3 years ago
• Accelergy-Project / processing-in-memory-design
  ☆25Updated 11 months ago
• maestro-project / magma
  ☆16Updated 2 years ago
• maestro-project / gamma
  ☆39Updated 9 months ago
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• scalesim-project / krittika
  Heterogenous ML accelerator
  ☆18Updated 6 months ago
• maeri-project / MAERI_bsv
  MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
  ☆64Updated 3 years ago
• SFU-HiAccel / uBench
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆30Updated 3 years ago
• sfu-arch / SpGEMM
  ☆35Updated 3 years ago
• CMU-SAFARI / VAMPIRE
  An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …
  ☆38Updated 6 years ago
• synergy-noc-generators / Proteus
  ☆10Updated 2 years ago
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆51Updated last week
• Accelergy-Project / micro22-sparseloop-artifact
  MICRO22 artifact evaluation for Sparseloop
  ☆43Updated 2 years ago
• ucb-bar / cosa
  A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)
  ☆79Updated last year
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆58Updated 6 months ago
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆48Updated 2 weeks ago
• hngenc / stellar
  ☆26Updated 5 months ago
• suchandler96 / gem5-NVDLA
  ☆29Updated 2 weeks ago
• UCLA-VAST / FlexCNN
  ☆71Updated 2 years ago
• maestro-project / gamma-timeloop
  ☆14Updated last year
• Accelergy-Project / pytorch2timeloop-converter
  ☆10Updated 6 months ago
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆20Updated 2 years ago
• UCLA-VAST / hbmbench
  ☆23Updated 4 years ago
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆19Updated last year
• maestro-project / confuciux
  ☆33Updated 3 years ago
• cwfletcher / buffets
  Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.
  ☆70Updated 5 years ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆46Updated 3 years ago
• template-hls / template-hls-float
  ☆29Updated 5 years ago