MPSLab-ASU / dMazeRunnerLinks
dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
☆47Updated 3 years ago
Alternatives and similar repositories for dMazeRunner
Users that are interested in dMazeRunner are comparing it to the libraries listed below
Sorting:
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆72Updated 2 years ago
- ☆25Updated last year
- ☆40Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- ☆29Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆31Updated 11 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- ☆28Updated 2 years ago
- ☆16Updated 3 years ago
- ☆33Updated 4 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆10Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- EQueue Dialect☆40Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- ☆35Updated 6 months ago
- Heterogenous ML accelerator☆19Updated 5 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- ☆13Updated 2 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- ☆36Updated 4 years ago
- agile hardware-software co-design☆51Updated 3 years ago