MPSLab-ASU / dMazeRunnerLinks
dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
☆45Updated 3 years ago
Alternatives and similar repositories for dMazeRunner
Users that are interested in dMazeRunner are comparing it to the libraries listed below
Sorting:
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆26Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆25Updated 3 years ago
- ☆10Updated 2 years ago
- ☆23Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- ☆35Updated 4 years ago
- ☆71Updated 2 years ago
- ☆16Updated 2 years ago
- ☆41Updated 11 months ago
- ☆33Updated 3 years ago
- Heterogenous ML accelerator☆18Updated 3 weeks ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago
- ☆30Updated 2 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆29Updated 6 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆28Updated 2 years ago
- ☆34Updated 4 years ago
- ☆71Updated 5 years ago
- ☆33Updated 6 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month