BRTResearch / AIChip_Paper_ListLinks
☆629Updated 4 years ago
Alternatives and similar repositories for AIChip_Paper_List
Users that are interested in AIChip_Paper_List are comparing it to the libraries listed below
Sorting:
- This is the top-level repository for the Accel-Sim framework.☆429Updated last week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆395Updated 2 weeks ago
- ☆353Updated 2 years ago
- Repository to host and maintain scale-sim-v2 code☆308Updated 2 months ago
- Berkeley's Spatial Array Generator☆972Updated 2 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆217Updated last year
- CSV spreadsheets and other material for AI accelerator survey papers☆171Updated last year
- Open, Modular, Deep Learning Accelerator☆292Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆227Updated 6 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆754Updated last week
- A scalable High-Level Synthesis framework on MLIR☆261Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆469Updated last year
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆215Updated 6 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆201Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆143Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆347Updated 5 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆225Updated 4 years ago
- ☆145Updated last year
- NVDLA SW☆499Updated 4 years ago
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆176Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆352Updated last month
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆306Updated 4 years ago
- Documentation for NVDLA.☆248Updated 10 months ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆426Updated last week
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆158Updated 4 years ago