BRTResearch / AIChip_Paper_ListLinks
☆651Updated 5 years ago
Alternatives and similar repositories for AIChip_Paper_List
Users that are interested in AIChip_Paper_List are comparing it to the libraries listed below
Sorting:
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆445Updated 3 months ago
- CSV spreadsheets and other material for AI accelerator survey papers☆186Updated last month
- ☆376Updated 2 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆244Updated last year
- Repository to host and maintain SCALE-Sim code☆404Updated 3 weeks ago
- Open, Modular, Deep Learning Accelerator☆320Updated last year
- This is the top-level repository for the Accel-Sim framework.☆547Updated last month
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Updated last year
- Explore the energy-efficient dataflow scheduling for neural networks.☆232Updated 5 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆232Updated 7 years ago
- Berkeley's Spatial Array Generator☆1,180Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆236Updated 3 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆522Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆213Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆154Updated 7 months ago
- A scalable High-Level Synthesis framework on MLIR☆286Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆180Updated this week
- ☆145Updated last year
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆183Updated 3 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆255Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆861Updated last week
- NVDLA SW☆512Updated 4 years ago
- BookSim 2.0☆390Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆183Updated last year
- Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University☆100Updated last week
- ☆217Updated 2 months ago
- Allo Accelerator Design and Programming Framework☆320Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆435Updated last year
- Processing-In-Memory (PIM) Simulator☆216Updated last year