Alternatives and similar repositories for AIChip_Paper_List

Users that are interested in AIChip_Paper_List are comparing it to the libraries listed below

• NVlabs / timeloop
  Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.
  ☆438Updated 2 months ago
• maestro-project / maestro
  An analytical cost model evaluating DNN mappings (dataflows and tiling).
  ☆243Updated last year
• scalesim-project / SCALE-Sim
  Repository to host and maintain SCALE-Sim code
  ☆390Updated last week
• areuther / ai-accelerators
  CSV spreadsheets and other material for AI accelerator survey papers
  ☆185Updated last month
• ARM-software / SCALE-Sim
  ☆371Updated 2 years ago
• cornell-zhang / heterocl
  HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)
  ☆339Updated last year
• apache / tvm-vta
  Open, Modular, Deep Learning Accelerator
  ☆314Updated last year
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,156Updated this week
• accel-sim / accel-sim-framework
  This is the top-level repository for the Accel-Sim framework.
  ☆533Updated 3 weeks ago
• JunningWu / Learning-NVDLA-Notes
  NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…
  ☆231Updated 7 years ago
• stanford-mast / nn_dataflow
  Explore the energy-efficient dataflow scheduling for neural networks.
  ☆232Updated 5 years ago
• hsharma35 / dnnweaver2
  Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.
  ☆226Updated 6 years ago
• Accelergy-Project / accelergy
  Accelergy is an energy estimation infrastructure for accelerator energy estimations
  ☆152Updated 6 months ago
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆285Updated last year
• UCLA-VAST / AutoSA
  AutoSA: Polyhedral-Based Systolic Array Compiler
  ☆232Updated 3 years ago
• HewlettPackard / cacti
  An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
  ☆517Updated last year
• vineodd / PIMSim
  PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.
  ☆213Updated 2 years ago
• SJTU-ACA-Lab / blue-porcelain
  ☆145Updated last year
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆854Updated last week
• nvdla / sw
  NVDLA SW
  ☆511Updated 4 years ago
• pku-liang / FlexTensor
  Automatic Schedule Exploration and Optimization Framework for Tensor Computations
  ☆180Updated 3 years ago
• cornell-zhang / allo
  Allo Accelerator Design and Programming Framework
  ☆313Updated this week
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆177Updated 2 weeks ago
• harvard-acc / gem5-aladdin
  End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.
  ☆254Updated 3 years ago
• stonne-simulator / stonne
  STONNE: A Simulation Tool for Neural Networks Engines
  ☆147Updated 6 months ago
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆336Updated 6 years ago
• aliemo / transfomers-silicon-research
  Research and Materials on Hardware implementation of Transformer Model
  ☆294Updated 9 months ago
• MPSLab-ASU / ML-Accelerators
  Topics in Machine Learning Accelerator Design
  ☆90Updated 2 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆435Updated 6 years ago
• booksim / booksim2
  BookSim 2.0
  ☆387Updated last year