ryaanluke / DNN-Hardware-AcceleratorLinks
SystemVerilog files for lab project on a DNN hardware accelerator
☆17Updated 4 years ago
Alternatives and similar repositories for DNN-Hardware-Accelerator
Users that are interested in DNN-Hardware-Accelerator are comparing it to the libraries listed below
Sorting:
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆27Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- ☆119Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆109Updated 2 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- ☆42Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆17Updated last year
- Convolutional Neural Network RTL-level Design☆70Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆13Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- ☆36Updated 6 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 2 years ago
- ☆14Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆163Updated last year
- IC implementation of TPU☆132Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆192Updated last year
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- syn script for DC Compiler☆13Updated 3 years ago