SystemVerilog files for lab project on a DNN hardware accelerator
☆18Jun 22, 2021Updated 4 years ago
Alternatives and similar repositories for DNN-Hardware-Accelerator
Users that are interested in DNN-Hardware-Accelerator are comparing it to the libraries listed below
Sorting:
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆28Jul 31, 2019Updated 6 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Aug 14, 2021Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆182Dec 14, 2019Updated 6 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 6 years ago
- ☆124Jul 22, 2020Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆136Jul 22, 2025Updated 7 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆195Mar 20, 2024Updated last year
- ☆27Apr 28, 2020Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆68Nov 1, 2018Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆198Dec 15, 2017Updated 8 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆44Sep 26, 2023Updated 2 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- ☆10Aug 12, 2021Updated 4 years ago
- 在STM32上实现MPU6050的DMP固件姿态融合☆11Feb 12, 2026Updated 3 weeks ago
- yolov5-acceleration-fpga☆10Jun 25, 2025Updated 8 months ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆47Oct 14, 2022Updated 3 years ago
- FPGA图像处理-- 车牌定位，包括二值化，腐蚀，膨胀，sobel边缘检测，水平投影和垂直投影 等☆52Mar 17, 2023Updated 2 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- ☆14Feb 23, 2026Updated 2 weeks ago
- GNU toolchain for PULP and RISC-V☆13Mar 15, 2025Updated 11 months ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 6 years ago
- Official Repo for "Multi-objective Differentiable Neural Architecture Search"☆15Jul 12, 2024Updated last year
- Kratos: An FPGA Benchmark for Unrolled Deep Neural Networks with Fine-Grained Sparsity and Mixed Precision☆12Jan 19, 2026Updated last month
- The ResNet18 and RepVGG model was used for 72 metal oxide gas sensor datasets for 10 gases.☆13Apr 5, 2024Updated last year
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆13May 6, 2020Updated 5 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- The code for AIM2022 compressed image super-resolution☆11Nov 30, 2022Updated 3 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago