ryaanluke / DNN-Hardware-AcceleratorLinks
SystemVerilog files for lab project on a DNN hardware accelerator
☆16Updated 4 years ago
Alternatives and similar repositories for DNN-Hardware-Accelerator
Users that are interested in DNN-Hardware-Accelerator are comparing it to the libraries listed below
Sorting:
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆34Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- ☆16Updated last year
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- ☆112Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- syn script for DC Compiler☆13Updated 3 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆15Updated last year
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆10Updated 3 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year