NVlabs / timeloop
Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.
☆364Updated last week
Alternatives and similar repositories for timeloop:
Users that are interested in timeloop are comparing it to the libraries listed below
- Repository to host and maintain scale-sim-v2 code☆264Updated this week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆208Updated 10 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆133Updated 2 weeks ago
- ☆344Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆210Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆124Updated 8 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆331Updated 10 months ago
- This is the top-level repository for the Accel-Sim framework.☆345Updated this week
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- A scalable High-Level Synthesis framework on MLIR☆245Updated 9 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆219Updated 4 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆229Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆129Updated this week
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆89Updated 3 weeks ago
- RTL implementation of Flex-DPE.☆97Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆129Updated last month
- Processing-In-Memory (PIM) Simulator☆149Updated 2 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆324Updated last month
- Open, Modular, Deep Learning Accelerator☆273Updated 10 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆90Updated last week
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆284Updated 2 months ago
- Allo: A Programming Model for Composable Accelerator Design☆189Updated this week
- Tool for optimize CNN blocking☆93Updated 4 years ago
- Research and Materials on Hardware implementation of Transformer Model☆231Updated last week
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆193Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆104Updated 2 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆208Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆164Updated this week
- CSV spreadsheets and other material for AI accelerator survey papers☆163Updated last year
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆432Updated 7 months ago