NVlabs / timeloopLinks
Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.
☆412Updated 2 weeks ago
Alternatives and similar repositories for timeloop
Users that are interested in timeloop are comparing it to the libraries listed below
Sorting:
- Repository to host and maintain scale-sim-v2 code☆321Updated 3 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆221Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆146Updated 2 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- ☆358Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆266Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆154Updated last week
- STONNE: A Simulation Tool for Neural Networks Engines☆135Updated last month
- This is the top-level repository for the Accel-Sim framework.☆452Updated 2 weeks ago
- CSV spreadsheets and other material for AI accelerator survey papers☆173Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆101Updated 3 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆148Updated this week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆239Updated 2 years ago
- Allo: A Programming Model for Composable Accelerator Design☆253Updated last week
- Explore the energy-efficient dataflow scheduling for neural networks.☆225Updated 4 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆477Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- RTL implementation of Flex-DPE.☆107Updated 5 years ago
- ☆635Updated 4 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆135Updated 5 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- BookSim 2.0☆347Updated last year
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆449Updated this week
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆362Updated last week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆159Updated last year
- ☆68Updated 5 months ago
- Open, Modular, Deep Learning Accelerator☆298Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆352Updated 6 months ago