Alternatives and similar repositories for timeloop

Users that are interested in timeloop are comparing it to the libraries listed below

• scalesim-project / SCALE-Sim
  Repository to host and maintain SCALE-Sim code
  ☆368Updated last week
• maestro-project / maestro
  An analytical cost model evaluating DNN mappings (dataflows and tiling).
  ☆237Updated last year
• ARM-software / SCALE-Sim
  ☆370Updated 2 years ago
• Accelergy-Project / accelergy
  Accelergy is an energy estimation infrastructure for accelerator energy estimations
  ☆153Updated 5 months ago
• cornell-zhang / heterocl
  HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)
  ☆341Updated last year
• UCLA-VAST / AutoSA
  AutoSA: Polyhedral-Based Systolic Array Compiler
  ☆229Updated 2 years ago
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆282Updated last year
• areuther / ai-accelerators
  CSV spreadsheets and other material for AI accelerator survey papers
  ☆181Updated last year
• accel-sim / accel-sim-framework
  This is the top-level repository for the Accel-Sim framework.
  ☆503Updated 2 weeks ago
• KULeuven-MICAS / zigzag
  HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators
  ☆165Updated 3 weeks ago
• stonne-simulator / stonne
  STONNE: A Simulation Tool for Neural Networks Engines
  ☆144Updated 4 months ago
• Accelergy-Project / timeloop-accelergy-exercises
  Exercises for exploring the Fibertree, Timeloop and Accelergy tools
  ☆106Updated 7 months ago
• arc-research-lab / CHARM
  CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
  ☆159Updated last week
• cornell-zhang / allo
  Allo: A Programming Model for Composable Accelerator Design
  ☆294Updated last week
• stanford-mast / nn_dataflow
  Explore the energy-efficient dataflow scheduling for neural networks.
  ☆229Updated 5 years ago
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆165Updated 9 months ago
• georgia-tech-synergy-lab / SIGMA
  RTL implementation of Flex-DPE.
  ☆114Updated 5 years ago
• harvard-acc / ALADDIN
  A pre-RTL, power-performance model for fixed-function accelerators
  ☆181Updated last year
• HewlettPackard / cacti
  An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
  ☆505Updated last year
• BRTResearch / AIChip_Paper_List
  ☆647Updated 4 years ago
• xuanyoya / Interstellar-CNN-scheduler
  Tool for optimize CNN blocking
  ☆93Updated 5 years ago
• harvard-acc / gem5-aladdin
  End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.
  ☆251Updated 3 years ago
• SAITPublic / PIMSimulator
  Processing-In-Memory (PIM) Simulator
  ☆199Updated 11 months ago
• harvard-acc / smaug
  SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin
  ☆113Updated 2 years ago
• booksim / booksim2
  BookSim 2.0
  ☆380Updated last year
• CMU-SAFARI / ramulator2
  Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …
  ☆431Updated 3 weeks ago
• vineodd / PIMSim
  PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.
  ☆211Updated 2 years ago
• wangxy-2000 / pimsim-nn
  ☆58Updated last year
• SET-Scheduling-Project / SET-ISCA2023
  The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.
  ☆80Updated 8 months ago
• mit-emze / cimloop
  ☆70Updated last month