NVlabs / timeloop
Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.
☆371Updated last week
Alternatives and similar repositories for timeloop:
Users that are interested in timeloop are comparing it to the libraries listed below
- Repository to host and maintain scale-sim-v2 code☆276Updated this week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆134Updated last month
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆211Updated 11 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆214Updated 2 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆334Updated 11 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆125Updated 9 months ago
- ☆348Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆131Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆141Updated 3 weeks ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆90Updated 2 months ago
- This is the top-level repository for the Accel-Sim framework.☆373Updated this week
- A scalable High-Level Synthesis framework on MLIR☆252Updated 10 months ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆230Updated 2 years ago
- CSV spreadsheets and other material for AI accelerator survey papers☆164Updated last year
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆123Updated last year
- Fast and accurate DRAM power and energy estimation tool☆151Updated this week
- Open, Modular, Deep Learning Accelerator☆284Updated 11 months ago
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- Allo: A Programming Model for Composable Accelerator Design☆216Updated this week
- Tool for optimize CNN blocking☆94Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆107Updated 2 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆439Updated 8 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆220Updated 4 years ago
- Research and Materials on Hardware implementation of Transformer Model☆247Updated 3 weeks ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆99Updated last month
- ☆53Updated last week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆331Updated 2 months ago
- Berkeley's Spatial Array Generator☆894Updated last month
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆352Updated this week