pku-liang / Sanger
A co-design architecture on sparse attention
☆51Updated 3 years ago
Alternatives and similar repositories for Sanger:
Users that are interested in Sanger are comparing it to the libraries listed below
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆24Updated 11 months ago
- ☆43Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆68Updated 2 weeks ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆58Updated 3 weeks ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- ☆21Updated this week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆44Updated last month
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆15Updated 8 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆32Updated last month
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆8Updated last week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆28Updated 6 months ago
- ☆21Updated 6 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆121Updated last year
- ☆53Updated 7 months ago
- ☆39Updated 7 months ago
- ☆90Updated last year
- ☆13Updated 2 years ago
- ☆23Updated 2 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆45Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆124Updated 8 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆102Updated last year