Aquaticfuller / OpenExSys_NoCLinks
OpenExSys_NoC a mesh-based network on chip IP.
☆16Updated last year
Alternatives and similar repositories for OpenExSys_NoC
Users that are interested in OpenExSys_NoC are comparing it to the libraries listed below
Sorting:
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. Work in Progress.☆13Updated 10 months ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆15Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 5 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- AXI4 with a FIFO integrated with VIP☆21Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 7 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Direct Access Memory for MPSoC☆13Updated 3 months ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- ☆30Updated 2 weeks ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 6 years ago
- ☆16Updated 6 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆17Updated 3 weeks ago
- ☆20Updated 2 years ago
- ☆10Updated 3 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- To design test bench of the APB protocol☆17Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆13Updated last year
- ☆23Updated last month
- ABP Accelerated VIP☆22Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago