jha-lab / codebenchLinks
[TECS'23] A project on the co-design of Accelerators and CNNs.
☆20Updated 2 years ago
Alternatives and similar repositories for codebench
Users that are interested in codebench are comparing it to the libraries listed below
Sorting:
- ☆16Updated 3 weeks ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- ☆18Updated 2 years ago
- ☆27Updated 2 months ago
- ☆4Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆12Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 10 months ago
- ☆27Updated 5 years ago
- ☆8Updated 2 years ago
- ☆28Updated last week
- Open-source of MSD framework☆16Updated last year
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 6 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆35Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆33Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- Template for project1 TPU☆18Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆19Updated 9 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- ☆71Updated 2 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆20Updated last year
- CNN simd based accelerator using Vitis HLS☆10Updated 2 years ago