jha-lab / codebench
[TECS'23] A project on the co-design of Accelerators and CNNs.
☆19Updated last year
Related projects ⓘ
Alternatives and complementary repositories for codebench
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- vector accelerating unit☆25Updated 3 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- ☆22Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- ☆3Updated 3 years ago
- ☆18Updated last year
- ☆10Updated 5 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆19Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆33Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ☆30Updated 2 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- ☆22Updated last month
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆17Updated 11 months ago
- ☆24Updated 8 months ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆17Updated 7 months ago
- ☆8Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆32Updated 5 years ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆24Updated this week
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago