jha-lab / codebenchLinks
[TECS'23] A project on the co-design of Accelerators and CNNs.
☆21Updated 2 years ago
Alternatives and similar repositories for codebench
Users that are interested in codebench are comparing it to the libraries listed below
Sorting:
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- ☆17Updated 5 months ago
- ☆29Updated 6 months ago
- ☆18Updated 2 years ago
- ☆35Updated this week
- ☆12Updated last year
- ☆24Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆17Updated last year
- ☆27Updated 6 years ago
- ☆72Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- ☆35Updated 6 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- Template for project1 TPU☆19Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆33Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- A scalable Eyeriss model in SystemC.☆31Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- ☆37Updated 7 months ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆16Updated last year