bakhshalipour / NoC-Verilog
A verilog implementation for Network-on-Chip
☆71Updated 7 years ago
Alternatives and similar repositories for NoC-Verilog:
Users that are interested in NoC-Verilog are comparing it to the libraries listed below
- ☆29Updated 5 years ago
- ☆70Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆88Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated this week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆121Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆139Updated 5 years ago
- General Purpose AXI Direct Memory Access☆48Updated 9 months ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆31Updated 2 years ago
- AXI总线连接器☆94Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆26Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆66Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆131Updated 2 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆11Updated 4 years ago
- ☆40Updated 2 years ago
- 3×3脉动阵列乘法器☆38Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆57Updated last year
- Two Level Cache Controller implementation in Verilog HDL☆39Updated 4 years ago
- Some useful documents of Synopsys☆62Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆15Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆80Updated 5 years ago
- AXI Interconnect☆47Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆44Updated 5 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆59Updated 5 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆58Updated last year
- AXI DMA 32 / 64 bits☆106Updated 10 years ago