bakhshalipour / NoC-Verilog
A verilog implementation for Network-on-Chip
☆71Updated 6 years ago
Alternatives and similar repositories for NoC-Verilog:
Users that are interested in NoC-Verilog are comparing it to the libraries listed below
- ☆26Updated 5 years ago
- ☆70Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆72Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆85Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆121Updated 6 years ago
- AXI总线连接器☆93Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆130Updated last month
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆30Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆39Updated 4 years ago
- AXI DMA 32 / 64 bits☆103Updated 10 years ago
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago
- AXI Interconnect☆47Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆88Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆57Updated last year
- AXI4 BFM in Verilog☆31Updated 8 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆13Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆135Updated 5 years ago
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆25Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆77Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆65Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆27Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 6 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆72Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆39Updated 4 months ago
- round robin arbiter☆70Updated 10 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆11Updated 4 years ago
- ☆57Updated 8 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago