bakhshalipour / NoC-VerilogLinks
A verilog implementation for Network-on-Chip
☆74Updated 7 years ago
Alternatives and similar repositories for NoC-Verilog
Users that are interested in NoC-Verilog are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆127Updated 7 years ago
- General Purpose AXI Direct Memory Access☆55Updated last year
- ☆59Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 11 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- ☆77Updated 10 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- IC implementation of TPU☆128Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- round robin arbiter☆74Updated 11 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- AXI总线连接器☆102Updated 5 years ago
- AXI Interconnect☆51Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago