agalimberti / NoCRouterLinks
RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni
☆129Updated 7 years ago
Alternatives and similar repositories for NoCRouter
Users that are interested in NoCRouter are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆170Updated this week
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆174Updated 9 months ago
- Network on Chip Implementation written in SytemVerilog☆189Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- A Fast, Low-Overhead On-chip Network☆221Updated last month
- ☆60Updated 3 years ago
- VIP for AXI Protocol☆148Updated 3 years ago
- ☆77Updated 10 years ago
- ☆34Updated 6 years ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- AXI总线连接器☆103Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated last year
- round robin arbiter☆75Updated 11 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆20Updated last year
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆133Updated 5 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f …☆103Updated last year
- Some useful documents of Synopsys☆82Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago