agalimberti / NoCRouter
RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni
☆126Updated 7 years ago
Alternatives and similar repositories for NoCRouter:
Users that are interested in NoCRouter are comparing it to the libraries listed below
- An AXI4 crossbar implementation in SystemVerilog☆143Updated 2 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 5 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Network on Chip Implementation written in SytemVerilog☆172Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆155Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆84Updated 5 years ago
- ☆74Updated 10 years ago
- AXI总线连接器☆97Updated 5 years ago
- round robin arbiter☆72Updated 10 years ago
- A Fast, Low-Overhead On-chip Network☆197Updated this week
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆99Updated 3 years ago
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- Vector processor for RISC-V vector ISA☆117Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- ☆147Updated 2 weeks ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆201Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆194Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆194Updated last month
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆96Updated last year
- ☆31Updated 5 years ago
- IC implementation of TPU☆121Updated 5 years ago
- VIP for AXI Protocol☆131Updated 2 years ago