agalimberti / NoCRouterLinks
RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni
☆126Updated 7 years ago
Alternatives and similar repositories for NoCRouter
Users that are interested in NoCRouter are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Network on Chip Implementation written in SytemVerilog☆178Updated 2 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- ☆75Updated 10 years ago
- A Fast, Low-Overhead On-chip Network☆208Updated last week
- round robin arbiter☆74Updated 10 years ago
- Vector processor for RISC-V vector ISA☆120Updated 4 years ago
- ☆159Updated last month
- ☆33Updated 6 years ago
- AXI总线连接器☆97Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- IC implementation of Systolic Array for TPU☆247Updated 7 months ago
- ☆166Updated 2 months ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- IC implementation of TPU☆125Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆103Updated 5 months ago
- VIP for AXI Protocol☆136Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago