agalimberti / NoCRouter
RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni
☆108Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for NoCRouter
- A verilog implementation for Network-on-Chip☆66Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆140Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆121Updated 5 months ago
- Network on Chip Implementation written in SytemVerilog☆156Updated 2 years ago
- AXI DMA 32 / 64 bits☆97Updated 10 years ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- ☆26Updated 5 years ago
- ☆66Updated 10 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- round robin arbiter☆66Updated 10 years ago
- A Fast, Low-Overhead On-chip Network☆134Updated 2 weeks ago
- AXI总线连接器☆90Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆70Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆81Updated 4 years ago
- Vector processor for RISC-V vector ISA☆109Updated 4 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆90Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆57Updated 3 weeks ago
- General Purpose AXI Direct Memory Access☆44Updated 5 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆86Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- VIP for AXI Protocol☆108Updated 2 years ago
- AXI Interconnect☆45Updated 3 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago