maeri-project / MAERI_bsvView external linksLinks
MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
☆67Sep 24, 2021Updated 4 years ago
Alternatives and similar repositories for MAERI_bsv
Users that are interested in MAERI_bsv are comparing it to the libraries listed below
Sorting:
- MAERI public release☆31Sep 8, 2021Updated 4 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- mRNA☆26Mar 16, 2021Updated 4 years ago
- ☆42Jun 30, 2024Updated last year
- MAESTRO binary release☆22Nov 14, 2019Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Jan 2, 2025Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆71Dec 29, 2025Updated last month
- ☆29Oct 20, 2019Updated 6 years ago
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 5 years ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆247Apr 15, 2024Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆185Jan 17, 2024Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Feb 14, 2025Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆156May 26, 2025Updated 8 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆233Aug 24, 2020Updated 5 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Feb 22, 2018Updated 7 years ago
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆217Dec 22, 2020Updated 5 years ago
- Repository to host and maintain SCALE-Sim code☆412Feb 2, 2026Updated last week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆451Sep 26, 2025Updated 4 months ago
- ☆19Jun 17, 2022Updated 3 years ago
- ☆377May 11, 2023Updated 2 years ago
- Tool for optimize CNN blocking☆94Mar 22, 2020Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Jun 16, 2025Updated 7 months ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Nov 7, 2021Updated 4 years ago
- Simulator for BitFusion☆101Aug 6, 2020Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated last year
- MICRO22 artifact evaluation for Sparseloop☆47Aug 8, 2022Updated 3 years ago
- ☆35Jul 9, 2020Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Apr 30, 2019Updated 6 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Nov 1, 2025Updated 3 months ago
- ☆16Apr 13, 2018Updated 7 years ago
- ☆28Feb 26, 2023Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆114Jan 4, 2023Updated 3 years ago