maeri-project / MAERI_bsvLinks
MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
☆66Updated 4 years ago
Alternatives and similar repositories for MAERI_bsv
Users that are interested in MAERI_bsv are comparing it to the libraries listed below
Sorting:
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- MAERI public release☆31Updated 4 years ago
- ☆72Updated 2 years ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Tool for optimize CNN blocking☆93Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆86Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- ☆24Updated 4 years ago
- ☆29Updated 3 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- ☆41Updated last year
- gem5 repository to study chiplet-based systems☆82Updated 6 years ago
- MAESTRO binary release☆22Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- ☆32Updated 11 months ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- ☆101Updated last year
- A DSL for Systolic Arrays☆82Updated 6 years ago