maeri-project / MAERI_bsv
MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
☆60Updated 3 years ago
Alternatives and similar repositories for MAERI_bsv:
Users that are interested in MAERI_bsv are comparing it to the libraries listed below
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆47Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 3 months ago
- MAERI public release☆31Updated 3 years ago
- ☆25Updated 8 months ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated 9 months ago
- ☆69Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- ☆71Updated last year
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆26Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆75Updated 5 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆33Updated 2 weeks ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆89Updated last month
- Tool for optimize CNN blocking☆93Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- MAESTRO binary release☆22Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- gem5 repository to study chiplet-based systems☆69Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆43Updated 3 months ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 4 years ago
- ☆33Updated last week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆35Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆37Updated 6 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆77Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆54Updated 3 years ago