maeri-project / MAERI_bsvLinks
MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
☆64Updated 3 years ago
Alternatives and similar repositories for MAERI_bsv
Users that are interested in MAERI_bsv are comparing it to the libraries listed below
Sorting:
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- ☆72Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 10 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 6 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 4 months ago
- ☆24Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- MAERI public release☆31Updated 3 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- ☆41Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆30Updated 9 months ago
- ☆57Updated 5 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆58Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆62Updated 8 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆13Updated 2 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆102Updated 4 months ago
- MAESTRO binary release☆22Updated 5 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago