cameronshinn / tiny-tpuLinks
Small-scale Tensor Processing Unit built on an FPGA
☆206Updated 6 years ago
Alternatives and similar repositories for tiny-tpu
Users that are interested in tiny-tpu are comparing it to the libraries listed below
Sorting:
- IC implementation of TPU☆135Updated 5 years ago
- IC implementation of Systolic Array for TPU☆290Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆159Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- Verilog implementation of Softmax function☆73Updated 3 years ago
- AMD University Program HLS tutorial☆116Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- ☆42Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆63Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆132Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- ☆70Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated last week
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- IEEE 754 floating point unit in Verilog☆148Updated 9 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- ☆120Updated 5 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated this week
- Implementation of CNN using Verilog☆228Updated 8 years ago