cameronshinn / tiny-tpuLinks
Small-scale Tensor Processing Unit built on an FPGA
☆203Updated 6 years ago
Alternatives and similar repositories for tiny-tpu
Users that are interested in tiny-tpu are comparing it to the libraries listed below
Sorting:
- IC implementation of TPU☆131Updated 5 years ago
- IC implementation of Systolic Array for TPU☆282Updated 11 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆153Updated 7 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆159Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆60Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆160Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆166Updated last year
- Verilog implementation of Softmax function☆70Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 5 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆112Updated 2 months ago
- AMD University Program HLS tutorial☆112Updated 11 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- Vitis HLS Library for FINN☆208Updated last week
- GPGPU supporting RISCV-V, developed with verilog HDL☆115Updated 7 months ago
- ☆68Updated 6 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- ☆42Updated 4 years ago
- Implementation of CNN using Verilog☆224Updated 7 years ago
- ☆119Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated 2 weeks ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- ai_accelerator_basic_for_student (no solve)☆13Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago