Small-scale Tensor Processing Unit built on an FPGA
☆230Aug 4, 2019Updated 7 years ago
Alternatives and similar repositories for tiny-tpu
Users that are interested in tiny-tpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IC implementation of TPU☆161Dec 18, 2019Updated 6 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆581Jan 5, 2019Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆178Jul 25, 2019Updated 7 years ago
- ☆57Jan 14, 2021Updated 5 years ago
- AI Chip project☆34Jul 14, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- IC implementation of Systolic Array for TPU☆375Oct 21, 2024Updated last year
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆795Dec 6, 2017Updated 8 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆178May 10, 2025Updated last year
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆275May 6, 2023Updated 3 years ago
- tpu-systolic-array-weight-stationary☆26May 7, 2021Updated 5 years ago
- ☆15Apr 24, 2023Updated 3 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆180Jun 9, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆187Dec 14, 2019Updated 6 years ago
- An AI accelerator implementation with Xilinx FPGA☆126Updated this week
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆202Dec 15, 2017Updated 8 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 7 years ago
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- ☆13Apr 16, 2022Updated 4 years ago
- ☆128Jul 22, 2020Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆68Dec 19, 2021Updated 4 years ago
- Berkeley's Spatial Array Generator☆1,507Updated this week
- This is a verilog implementation of 4x4 systolic array multiplier☆89Nov 2, 2020Updated 5 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆19Dec 11, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆28Jun 21, 2024Updated 2 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆212Jun 25, 2020Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆266Apr 10, 2023Updated 3 years ago
- A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.☆204Aug 10, 2024Updated 2 years ago
- Verilog implementation of Softmax function☆82Jul 27, 2022Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆53Jun 24, 2022Updated 4 years ago