cameronshinn / tiny-tpuLinks
Small-scale Tensor Processing Unit built on an FPGA
☆188Updated 5 years ago
Alternatives and similar repositories for tiny-tpu
Users that are interested in tiny-tpu are comparing it to the libraries listed below
Sorting:
- IC implementation of TPU☆125Updated 5 years ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆146Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆125Updated 3 months ago
- Implementation of CNN using Verilog☆217Updated 7 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆54Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆192Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- ☆39Updated 4 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆466Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- ☆65Updated 6 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆130Updated 5 years ago
- ☆159Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- ☆111Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆201Updated this week