ramachav / Simple-Neural-Network-Accelerator
Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerate the inference on a database of 10000 images. The trained model was made using KANN C libraries and the accelerator was synthesized as part of an SoC on an Altera FPGA.
☆11Updated 5 years ago
Alternatives and similar repositories for Simple-Neural-Network-Accelerator:
Users that are interested in Simple-Neural-Network-Accelerator are comparing it to the libraries listed below
- eyeriss-chisel3☆40Updated 3 years ago
- ☆65Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆33Updated 5 years ago
- ☆64Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆157Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆99Updated 4 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- ☆108Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆32Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆39Updated 5 years ago
- IC implementation of TPU☆123Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- ☆12Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆32Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- ☆71Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆72Updated last year