ankitgarg1999 / COP-820View external linksLinks
Eyeriss Hardware Accelerator for Machine Learning
☆13May 29, 2022Updated 3 years ago
Alternatives and similar repositories for COP-820
Users that are interested in COP-820 are comparing it to the libraries listed below
Sorting:
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆41Jul 31, 2024Updated last year
- ☆124Jul 22, 2020Updated 5 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 7 years ago
- ☆11Mar 14, 2023Updated 2 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆180Dec 14, 2019Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆133Jul 22, 2025Updated 6 months ago
- Hardware Acceleration of Banded Smith-Waterman Algorithm on an FPGA using Systolic array based architecture.☆11Nov 26, 2022Updated 3 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- This repository contains the python scripts developed as a part of the work presented in the paper "Low-latency auditory spatial attentio…☆10Sep 15, 2021Updated 4 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- ☆10Feb 27, 2020Updated 5 years ago
- Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…☆16Mar 3, 2023Updated 2 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆11Jan 31, 2021Updated 5 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- Learning Coccinelle☆11Nov 2, 2017Updated 8 years ago
- FreeRTOS-Sim (FreeRTOS POSIX port), and collection of stubbed esp-idf components to allow running esp-idf apps on POSIX OSes (macOS)☆11Sep 21, 2018Updated 7 years ago
- ☆11Oct 2, 2023Updated 2 years ago
- Revisit Kernel Pruning with Lottery Regulated Grouped Convolutions. ICLR 2022☆11Nov 24, 2022Updated 3 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 10 months ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Nov 19, 2023Updated 2 years ago
- ☆10Nov 8, 2022Updated 3 years ago
- 知乎日报API☆11Jun 14, 2019Updated 6 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 9 months ago
- ☆12Apr 18, 2023Updated 2 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- Path Planner Plugin for turtlebot3 using KinoDynamic A Star in ROS melodic☆11Jun 28, 2020Updated 5 years ago
- video stream scaler based on FPGA and verilog☆15Mar 28, 2024Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆15May 26, 2021Updated 4 years ago
- ☆12May 16, 2021Updated 4 years ago
- 🚗제2회 국민대학교 자율주행 경진대회☆11Apr 24, 2021Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Dec 26, 2023Updated 2 years ago
- ☆16Jul 1, 2024Updated last year