ARM-software / SCALE-SimLinks
☆377Updated 2 years ago
Alternatives and similar repositories for SCALE-Sim
Users that are interested in SCALE-Sim are comparing it to the libraries listed below
Sorting:
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆245Updated last year
- Repository to host and maintain SCALE-Sim code☆409Updated last month
- Explore the energy-efficient dataflow scheduling for neural networks.☆232Updated 5 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆447Updated 3 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆154Updated 7 months ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆213Updated 2 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆184Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆236Updated 3 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆255Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆146Updated 7 months ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆525Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆115Updated 3 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- BookSim 2.0☆396Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆131Updated 7 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆342Updated last year
- ☆650Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆373Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆176Updated last week
- Deep Learning Accelerator (Convolution Neural Networks)☆196Updated 8 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- A scalable High-Level Synthesis framework on MLIR☆286Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Updated 6 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Updated 6 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆179Updated 3 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆113Updated 9 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆210Updated 5 years ago