georgia-tech-synergy-lab / hardtaco-hlsLinks
HLS project modeling various sparse accelerators.
☆13Updated 3 years ago
Alternatives and similar repositories for hardtaco-hls
Users that are interested in hardtaco-hls are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆46Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 11 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆25Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆17Updated last year
- NeuraChip Accelerator Simulator☆13Updated last year
- ☆36Updated 4 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- Heterogenous ML accelerator☆18Updated 3 months ago
- Processing in Memory Emulation☆21Updated 2 years ago
- ☆10Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- ☆13Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 4 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated 11 months ago
- ☆16Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆27Updated 7 years ago
- ☆72Updated 2 years ago