georgia-tech-synergy-lab / hardtaco-hls
HLS project modeling various sparse accelerators.
☆12Updated 3 years ago
Alternatives and similar repositories for hardtaco-hls:
Users that are interested in hardtaco-hls are comparing it to the libraries listed below
- An HBM FPGA based SpMV Accelerator☆12Updated 6 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- Heterogenous ML accelerator☆18Updated 5 months ago
- NeuraChip Accelerator Simulator☆11Updated 11 months ago
- ☆25Updated 11 months ago
- ☆35Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆20Updated last week
- ☆9Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- ☆12Updated 3 years ago
- ☆16Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- ☆25Updated 3 years ago
- ☆12Updated last year
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 8 years ago
- ☆14Updated last year
- ☆13Updated 4 years ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 2 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Fibertree emulator☆12Updated 4 months ago
- ☆16Updated last year