georgia-tech-synergy-lab / hardtaco-hlsLinks
HLS project modeling various sparse accelerators.
☆12Updated 3 years ago
Alternatives and similar repositories for hardtaco-hls
Users that are interested in hardtaco-hls are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- ☆25Updated last year
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Heterogenous ML accelerator☆20Updated 7 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Updated 3 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 3 years ago
- ☆16Updated 2 years ago
- ☆36Updated 4 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 9 months ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last week
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆20Updated last year
- ☆10Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 10 months ago
- ☆15Updated 2 years ago
- ☆13Updated 3 years ago
- ☆29Updated 8 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Processing in Memory Emulation☆22Updated 2 years ago