georgia-tech-synergy-lab / hardtaco-hlsLinks
HLS project modeling various sparse accelerators.
☆13Updated 3 years ago
Alternatives and similar repositories for hardtaco-hls
Users that are interested in hardtaco-hls are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 11 months ago
- Heterogenous ML accelerator☆19Updated 3 months ago
- ☆25Updated last year
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆17Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆22Updated 6 months ago
- ☆10Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 3 years ago
- Fibertree emulator☆12Updated 9 months ago
- NeuraChip Accelerator Simulator☆14Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- ☆36Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 5 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- ☆15Updated last year
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 3 weeks ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- ☆31Updated 9 months ago
- ☆16Updated 2 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 4 months ago