PacoReinaCampo / MPSoC-NoCLinks
Network on Chip for MPSoC
☆27Updated 3 months ago
Alternatives and similar repositories for MPSoC-NoC
Users that are interested in MPSoC-NoC are comparing it to the libraries listed below
Sorting:
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆33Updated 3 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- System on Chip verified with UVM/OSVVM/FV☆31Updated 3 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆30Updated last week
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- Direct Access Memory for MPSoC☆13Updated 3 months ago
- ☆29Updated 5 years ago
- ☆21Updated 5 years ago
- Implementation of the PCIe physical layer☆48Updated last month
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- APB Logic☆19Updated 3 weeks ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated 3 months ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆21Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 4 years ago
- ☆17Updated 3 weeks ago
- ☆16Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago