PacoReinaCampo / MPSoC-NoCLinks
Network on Chip for MPSoC
☆26Updated last week
Alternatives and similar repositories for MPSoC-NoC
Users that are interested in MPSoC-NoC are comparing it to the libraries listed below
Sorting:
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆20Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- Advanced Debug Interface☆15Updated 4 months ago
- ☆28Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- ☆29Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Direct Access Memory for MPSoC☆12Updated last week
- ☆21Updated 5 years ago
- APB Logic☆18Updated 5 months ago
- System on Chip verified with UVM/OSVVM/FV☆27Updated last week
- Useful UVM extensions☆22Updated 10 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- AXI X-Bar☆19Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- Archives of SystemC from The Ground Up Book Exercises☆31Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago