PacoReinaCampo / MPSoC-NoCLinks
Network on Chip for MPSoC
☆28Updated 5 months ago
Alternatives and similar repositories for MPSoC-NoC
Users that are interested in MPSoC-NoC are comparing it to the libraries listed below
Sorting:
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 5 months ago
- ☆13Updated 8 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ☆19Updated 2 weeks ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆30Updated last month
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Contains commonly used UVM components (agents, environments and tests).☆30Updated 7 years ago
- System on Chip verified with UVM/OSVVM/FV☆32Updated 5 months ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- ☆21Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- ☆30Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆28Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- ☆27Updated 6 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- Advanced Debug Interface☆14Updated 9 months ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago