PacoReinaCampo / MPSoC-NoC
Network on Chip for MPSoC
☆26Updated last week
Alternatives and similar repositories for MPSoC-NoC
Users that are interested in MPSoC-NoC are comparing it to the libraries listed below
Sorting:
- SoC Based on ARM Cortex-M3☆30Updated last week
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- General Purpose AXI Direct Memory Access☆49Updated last year
- ☆27Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ☆20Updated 5 years ago
- Advanced Debug Interface☆15Updated 3 months ago
- Andes Vector Extension support added to riscv-dv☆16Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- ☆21Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆17Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Useful UVM extensions☆22Updated 10 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 7 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- APB Logic☆18Updated 5 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- System on Chip verified with UVM/OSVVM/FV☆26Updated last week
- Implementation of the PCIe physical layer☆39Updated 4 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆25Updated 2 weeks ago
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆56Updated 4 years ago
- ☆27Updated last month