Berkeley's Spatial Array Generator
☆1,442Sep 1, 2026Updated this week
Alternatives and similar repositories for gemmini
Users that are interested in gemmini are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,373Aug 19, 2026Updated 2 weeks ago
- Repository to host and maintain SCALE-Sim code☆514Jun 28, 2026Updated 2 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆515Jul 26, 2026Updated last month
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,537Updated this week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆211Jun 25, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Rocket Chip Generator☆3,855Jun 2, 2026Updated 3 months ago
- Open, Modular, Deep Learning Accelerator☆362Apr 10, 2024Updated 2 years ago
- ☆2,231Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆65Jun 27, 2025Updated last year
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,118Mar 30, 2026Updated 5 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆210Jan 8, 2026Updated 7 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,144Mar 2, 2022Updated 4 years ago
- ☆390Aug 19, 2026Updated 2 weeks ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆172May 26, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel: A Modern Hardware Design Language☆4,772Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆940Aug 18, 2026Updated 2 weeks ago
- ☆671Jan 13, 2021Updated 5 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆195Apr 15, 2026Updated 4 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆630Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,038Updated this week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆265Oct 6, 2022Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆541Aug 19, 2026Updated 2 weeks ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆93Mar 26, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,228Updated this week
- ☆386May 11, 2023Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 9 months ago
- Circuit IR Compilers and Tools☆2,230Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆157Updated this week
- Allo Accelerator Design and Programming Framework (PLDI'24)☆408Aug 27, 2026Updated last week
- Digital Design with Chisel☆929Updated this week
- RTL implementation of Flex-DPE.☆119Feb 22, 2020Updated 6 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆139Aug 27, 2024Updated 2 years ago
- This is the top-level repository for the Accel-Sim framework.☆659Aug 26, 2026Updated last week
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 6 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,150Sep 10, 2024Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆452Dec 2, 2019Updated 6 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 8 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆154Jun 16, 2025Updated last year