ucb-bar / gemmini
Berkeley's Spatial Array Generator
☆923Updated this week
Alternatives and similar repositories for gemmini:
Users that are interested in gemmini are comparing it to the libraries listed below
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆418Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,812Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆414Updated 5 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆725Updated this week
- Repository to host and maintain scale-sim-v2 code☆283Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆490Updated 4 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,027Updated 7 months ago
- A template project for beginning new Chisel work☆631Updated 2 months ago
- Digital Design with Chisel☆824Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,252Updated last week
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆447Updated 9 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆364Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆919Updated 2 weeks ago
- Open, Modular, Deep Learning Accelerator☆285Updated last year
- chisel tutorial exercises and answers☆720Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆569Updated 8 months ago
- ☆318Updated 7 months ago
- A scalable High-Level Synthesis framework on MLIR☆255Updated 11 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆475Updated 2 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆361Updated 8 months ago
- Random instruction generator for RISC-V processor verification☆1,092Updated 2 months ago
- Flexible Intermediate Representation for RTL☆740Updated 7 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆336Updated 11 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,045Updated 2 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆316Updated 2 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆418Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆335Updated 2 months ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆426Updated 7 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆567Updated this week