ucb-bar / gemmini
Berkeley's Spatial Array Generator
☆937Updated 3 weeks ago
Alternatives and similar repositories for gemmini:
Users that are interested in gemmini are comparing it to the libraries listed below
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆422Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,826Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,032Updated 7 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆417Updated 5 years ago
- Open, Modular, Deep Learning Accelerator☆285Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆731Updated this week
- A template project for beginning new Chisel work☆632Updated this week
- Digital Design with Chisel☆829Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆490Updated 5 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆365Updated 9 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆488Updated 2 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆572Updated 9 months ago
- A scalable High-Level Synthesis framework on MLIR☆257Updated 11 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- Repository to host and maintain scale-sim-v2 code☆290Updated 2 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆421Updated last month
- ☆620Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,267Updated this week
- chisel tutorial exercises and answers☆724Updated 3 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆335Updated last year
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆464Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,005Updated 3 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆454Updated 10 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆570Updated last week
- synthesiseable ieee 754 floating point library in verilog☆624Updated 2 years ago
- Vitis_Accel_Examples☆537Updated 3 weeks ago
- ☆322Updated 7 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆380Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆369Updated this week