ucb-bar / gemminiLinks
Berkeley's Spatial Array Generator
☆1,023Updated 4 months ago
Alternatives and similar repositories for gemmini
Users that are interested in gemmini are comparing it to the libraries listed below
Sorting:
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆787Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆453Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,937Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆428Updated 5 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,058Updated 11 months ago
- Open, Modular, Deep Learning Accelerator☆303Updated last year
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆479Updated last year
- Digital Design with Chisel☆855Updated this week
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆492Updated 6 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆509Updated 8 months ago
- chisel tutorial exercises and answers☆739Updated 3 years ago
- A template project for beginning new Chisel work☆659Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated last month
- synthesiseable ieee 754 floating point library in verilog☆664Updated 2 years ago
- RTL, Cmodel, and testbench for NVDLA☆1,915Updated 3 years ago
- ☆638Updated 4 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆588Updated last year
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆647Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆415Updated last month
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆393Updated last year
- Repository to host and maintain SCALE-Sim code☆331Updated last week
- The OpenPiton Platform☆727Updated last month
- A scalable High-Level Synthesis framework on MLIR☆270Updated last year
- ☆1,629Updated this week
- ☆336Updated 11 months ago
- Flexible Intermediate Representation for RTL☆747Updated last year
- OpenXuantie - OpenC910 Core☆1,300Updated last year
- Documentation for NVDLA.☆251Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week