ucb-bar / gemminiLinks
Berkeley's Spatial Array Generator
☆1,105Updated this week
Alternatives and similar repositories for gemmini
Users that are interested in gemmini are comparing it to the libraries listed below
Sorting:
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆822Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,029Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆468Updated 3 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,080Updated last year
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆514Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆435Updated 5 years ago
- chisel tutorial exercises and answers☆734Updated 3 years ago
- Open, Modular, Deep Learning Accelerator☆314Updated last year
- RTL, Cmodel, and testbench for NVDLA☆1,964Updated 3 years ago
- Digital Design with Chisel☆870Updated last week
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆508Updated last year
- A template project for beginning new Chisel work☆670Updated last month
- ☆354Updated 2 months ago
- Repository to host and maintain SCALE-Sim code☆372Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆391Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆539Updated 3 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆520Updated 11 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆424Updated last year
- ☆647Updated 4 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆429Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆370Updated 9 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆598Updated last year
- synthesiseable ieee 754 floating point library in verilog☆688Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆317Updated last month
- OpenXuantie - OpenC910 Core☆1,342Updated last year
- educational microarchitectures for risc-v isa☆723Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,405Updated this week
- Network on Chip Simulator☆292Updated 3 weeks ago
- Vitis_Accel_Examples☆568Updated 3 months ago
- Flexible Intermediate Representation for RTL☆748Updated last year