ucb-bar / gemminiLinks
Berkeley's Spatial Array Generator
☆990Updated 3 months ago
Alternatives and similar repositories for gemmini
Users that are interested in gemmini are comparing it to the libraries listed below
Sorting:
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆765Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆439Updated this week
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆480Updated 6 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,050Updated 10 months ago
- Open, Modular, Deep Learning Accelerator☆295Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,893Updated last week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆422Updated 5 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆472Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆406Updated this week
- Repository to host and maintain scale-sim-v2 code☆314Updated 2 months ago
- ☆631Updated 4 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆377Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆503Updated 7 months ago
- Digital Design with Chisel☆845Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆510Updated 5 months ago
- RTL, Cmodel, and testbench for NVDLA☆1,907Updated 3 years ago
- synthesiseable ieee 754 floating point library in verilog☆657Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆348Updated 5 months ago
- Vitis_Accel_Examples☆547Updated 2 weeks ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆381Updated 11 months ago
- chisel tutorial exercises and answers☆734Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆265Updated last year
- A template project for beginning new Chisel work☆652Updated last month
- ☆332Updated 10 months ago
- ☆1,575Updated this week
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆644Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- IC implementation of Systolic Array for TPU☆257Updated 8 months ago
- Research and Materials on Hardware implementation of Transformer Model☆267Updated 4 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆357Updated 2 months ago