ucb-bar / gemminiLinks
Berkeley's Spatial Array Generator
☆1,187Updated this week
Alternatives and similar repositories for gemmini
Users that are interested in gemmini are comparing it to the libraries listed below
Sorting:
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆861Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,096Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆483Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,100Updated last year
- Open, Modular, Deep Learning Accelerator☆323Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆437Updated 6 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆532Updated 7 years ago
- ☆650Updated 5 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆521Updated last year
- chisel tutorial exercises and answers☆741Updated 4 years ago
- Digital Design with Chisel☆890Updated last month
- Repository to host and maintain SCALE-Sim code☆405Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆534Updated last year
- A template project for beginning new Chisel work☆684Updated 3 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆445Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆558Updated 2 months ago
- synthesiseable ieee 754 floating point library in verilog☆708Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆400Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆603Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,012Updated 3 years ago
- OpenXuantie - OpenC910 Core☆1,376Updated last year
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,187Updated last year
- A scalable High-Level Synthesis framework on MLIR☆286Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆438Updated last year
- ☆1,852Updated last week
- ☆365Updated 4 months ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆677Updated 2 years ago
- IC implementation of Systolic Array for TPU☆319Updated last year
- Research and Materials on Hardware implementation of Transformer Model☆296Updated 10 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆373Updated 11 months ago