ucb-bar / gemminiLinks
Berkeley's Spatial Array Generator
☆1,215Updated this week
Alternatives and similar repositories for gemmini
Users that are interested in gemmini are comparing it to the libraries listed below
Sorting:
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆865Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆485Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,133Updated this week
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆528Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,109Updated last year
- Repository to host and maintain SCALE-Sim code☆411Updated last week
- chisel tutorial exercises and answers☆743Updated 4 years ago
- Digital Design with Chisel☆894Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆446Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆437Updated 6 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆541Updated 7 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆568Updated 3 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆451Updated 4 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,016Updated 3 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆681Updated 2 years ago
- Open, Modular, Deep Learning Accelerator☆327Updated last year
- ☆1,885Updated this week
- A template project for beginning new Chisel work☆690Updated last week
- synthesiseable ieee 754 floating point library in verilog☆717Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆402Updated this week
- OpenXuantie - OpenC910 Core☆1,387Updated last year
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆539Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆603Updated last year
- ☆367Updated 4 months ago
- The OpenPiton Platform☆766Updated 4 months ago
- ☆653Updated 5 years ago
- 32-bit Superscalar RISC-V CPU☆1,176Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,176Updated 8 months ago
- Network on Chip Simulator☆303Updated 3 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,239Updated last year