ucb-bar / gemminiLinks
Berkeley's Spatial Array Generator
☆1,124Updated last week
Alternatives and similar repositories for gemmini
Users that are interested in gemmini are comparing it to the libraries listed below
Sorting:
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆845Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,087Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,052Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆472Updated last week
- chisel tutorial exercises and answers☆738Updated 3 years ago
- Digital Design with Chisel☆879Updated 2 weeks ago
- Repository to host and maintain SCALE-Sim code☆381Updated last month
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆520Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆436Updated 6 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆513Updated last year
- ☆1,794Updated 2 weeks ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆431Updated 2 months ago
- A template project for beginning new Chisel work☆673Updated 2 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆601Updated last year
- Open, Modular, Deep Learning Accelerator☆313Updated last year
- ☆649Updated 4 years ago
- synthesiseable ieee 754 floating point library in verilog☆698Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆544Updated last month
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆430Updated last year
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆527Updated last year
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆671Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆284Updated last year
- OpenXuantie - OpenC910 Core☆1,352Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,433Updated 2 weeks ago
- RTL, Cmodel, and testbench for NVDLA☆1,989Updated 3 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆455Updated last month
- BookSim 2.0☆384Updated last year
- Random instruction generator for RISC-V processor verification☆1,212Updated 2 months ago
- ☆359Updated 2 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆394Updated last month