ucb-bar / gemminiLinks
Berkeley's Spatial Array Generator
☆1,042Updated last week
Alternatives and similar repositories for gemmini
Users that are interested in gemmini are comparing it to the libraries listed below
Sorting:
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆794Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,959Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆461Updated last month
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆489Updated last year
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆508Updated 6 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,066Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆431Updated 5 years ago
- Open, Modular, Deep Learning Accelerator☆304Updated last year
- chisel tutorial exercises and answers☆736Updated 3 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆403Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆383Updated 2 months ago
- ☆640Updated 4 years ago
- Repository to host and maintain SCALE-Sim code☆343Updated 3 weeks ago
- A template project for beginning new Chisel work☆661Updated 3 months ago
- Digital Design with Chisel☆858Updated this week
- Research and Materials on Hardware implementation of Transformer Model☆279Updated 6 months ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆655Updated 2 years ago
- The OpenPiton Platform☆729Updated 2 weeks ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆416Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆524Updated last week
- ☆1,655Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆511Updated 9 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆588Updated last year
- Network on Chip Simulator☆288Updated last month
- synthesiseable ieee 754 floating point library in verilog☆671Updated 2 years ago
- Vitis_Accel_Examples☆556Updated 3 weeks ago
- A scalable High-Level Synthesis framework on MLIR☆274Updated last year
- BookSim 2.0☆359Updated last year
- RTL, Cmodel, and testbench for NVDLA☆1,921Updated 3 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆223Updated 2 years ago