ucb-bar / gemmini
Berkeley's Spatial Array Generator
☆860Updated this week
Alternatives and similar repositories for gemmini:
Users that are interested in gemmini are comparing it to the libraries listed below
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆672Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆394Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,730Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,001Updated 4 months ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆399Updated 7 years ago
- Digital Design with Chisel☆800Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆336Updated 5 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆329Updated 9 months ago
- Open, Modular, Deep Learning Accelerator☆267Updated 9 months ago
- Documentation for XiangShan☆396Updated last week
- chisel tutorial exercises and answers☆707Updated 3 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆405Updated 5 years ago
- A template project for beginning new Chisel work☆611Updated 3 weeks ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆422Updated 7 months ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆607Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆558Updated 5 months ago
- Repository to host and maintain scale-sim-v2 code☆256Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 2 months ago
- Documentation for NVDLA.☆244Updated 6 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆901Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆351Updated last week
- A scalable High-Level Synthesis framework on MLIR☆243Updated 8 months ago
- educational microarchitectures for risc-v isa☆698Updated 5 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆275Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆451Updated 3 months ago
- Flexible Intermediate Representation for RTL☆736Updated 5 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆208Updated 2 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆417Updated 6 years ago
- The OpenPiton Platform☆663Updated 3 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆358Updated last week