ucb-bar / gemminiLinks
Berkeley's Spatial Array Generator
☆967Updated 2 months ago
Alternatives and similar repositories for gemmini
Users that are interested in gemmini are comparing it to the libraries listed below
Sorting:
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,872Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆435Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆754Updated this week
- Open, Modular, Deep Learning Accelerator☆292Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,042Updated 9 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆422Updated 5 years ago
- A template project for beginning new Chisel work☆645Updated last month
- chisel tutorial exercises and answers☆730Updated 3 years ago
- Digital Design with Chisel☆842Updated last month
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- A scalable High-Level Synthesis framework on MLIR☆261Updated last year
- Flexible Intermediate Representation for RTL☆745Updated 10 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆375Updated 2 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆581Updated 10 months ago
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- Repository to host and maintain scale-sim-v2 code☆302Updated last month
- ☆331Updated 9 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- ☆629Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆468Updated 11 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆497Updated 6 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆395Updated last week
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆347Updated 5 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆271Updated last month
- Vitis_Accel_Examples☆545Updated last week