ucb-bar / gemmini
Berkeley's Spatial Array Generator
☆869Updated this week
Alternatives and similar repositories for gemmini:
Users that are interested in gemmini are comparing it to the libraries listed below
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆395Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆678Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,742Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,008Updated 5 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆338Updated 6 months ago
- Digital Design with Chisel☆801Updated last week
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆432Updated 7 months ago
- Open, Modular, Deep Learning Accelerator☆271Updated 10 months ago
- A template project for beginning new Chisel work☆613Updated 2 weeks ago
- chisel tutorial exercises and answers☆710Updated 3 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆331Updated 9 months ago
- Repository to host and maintain scale-sim-v2 code☆261Updated this week
- Flexible Intermediate Representation for RTL☆737Updated 5 months ago
- A scalable High-Level Synthesis framework on MLIR☆243Updated 9 months ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆611Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆210Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆399Updated 2 weeks ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆408Updated 5 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆422Updated 6 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆353Updated this week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆364Updated this week
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆280Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆454Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,198Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆547Updated this week
- Random instruction generator for RISC-V processor verification☆1,063Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆397Updated 2 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆559Updated 6 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆472Updated 2 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 3 months ago