ucb-bar / gemminiLinks
Berkeley's Spatial Array Generator
☆1,078Updated last week
Alternatives and similar repositories for gemmini
Users that are interested in gemmini are comparing it to the libraries listed below
Sorting:
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆511Updated 6 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆810Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆466Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,999Updated 2 weeks ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆433Updated 5 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- Digital Design with Chisel☆863Updated last week
- chisel tutorial exercises and answers☆733Updated 3 years ago
- Repository to host and maintain SCALE-Sim code☆358Updated 2 weeks ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆498Updated last year
- A template project for beginning new Chisel work☆664Updated last month
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆415Updated last year
- Open, Modular, Deep Learning Accelerator☆311Updated last year
- synthesiseable ieee 754 floating point library in verilog☆679Updated 2 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆665Updated 2 years ago
- RTL, Cmodel, and testbench for NVDLA☆1,945Updated 3 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆385Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆595Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆411Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- ☆646Updated 4 years ago
- Network on Chip Simulator☆289Updated this week
- BookSim 2.0☆372Updated last year
- Research and Materials on Hardware implementation of Transformer Model☆285Updated 7 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆423Updated 3 weeks ago
- ☆349Updated last month
- Vitis_Accel_Examples☆562Updated 2 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,180Updated 3 weeks ago