ucb-bar / gemminiLinks
Berkeley's Spatial Array Generator
☆1,156Updated last week
Alternatives and similar repositories for gemmini
Users that are interested in gemmini are comparing it to the libraries listed below
Sorting:
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆856Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆436Updated 6 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆527Updated 6 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,075Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆481Updated last month
- Open, Modular, Deep Learning Accelerator☆319Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,095Updated last year
- Repository to host and maintain SCALE-Sim code☆397Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,004Updated 3 years ago
- ☆1,829Updated this week
- A template project for beginning new Chisel work☆677Updated 3 months ago
- chisel tutorial exercises and answers☆739Updated 3 years ago
- Digital Design with Chisel☆889Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆554Updated 2 months ago
- ☆649Updated 4 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆520Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆438Updated 3 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆434Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆373Updated 11 months ago
- synthesiseable ieee 754 floating point library in verilog☆703Updated 2 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆533Updated last year
- IC implementation of Systolic Array for TPU☆317Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆395Updated 2 months ago
- OpenXuantie - OpenC910 Core☆1,362Updated last year
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,158Updated last year
- Network on Chip Simulator☆297Updated 2 months ago
- A scalable High-Level Synthesis framework on MLIR☆285Updated last year
- BookSim 2.0☆387Updated last year
- Research and Materials on Hardware implementation of Transformer Model☆294Updated 10 months ago
- ☆362Updated 3 months ago