ucb-bar / gemminiLinks
Berkeley's Spatial Array Generator
☆1,061Updated last month
Alternatives and similar repositories for gemmini
Users that are interested in gemmini are comparing it to the libraries listed below
Sorting:
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆808Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,981Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,068Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆430Updated 5 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆492Updated last year
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆509Updated 6 years ago
- chisel tutorial exercises and answers☆735Updated 3 years ago
- A template project for beginning new Chisel work☆664Updated last week
- Repository to host and maintain SCALE-Sim code☆349Updated last month
- Open, Modular, Deep Learning Accelerator☆310Updated last year
- Digital Design with Chisel☆863Updated 2 weeks ago
- ☆643Updated 4 years ago
- ☆1,677Updated last week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆411Updated last year
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆657Updated 2 years ago
- synthesiseable ieee 754 floating point library in verilog☆674Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- RTL, Cmodel, and testbench for NVDLA☆1,939Updated 3 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆591Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆420Updated last week
- Vitis_Accel_Examples☆559Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆366Updated 8 months ago
- ☆347Updated 3 weeks ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆400Updated 2 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 2 months ago
- Common SystemVerilog components☆660Updated last week
- A scalable High-Level Synthesis framework on MLIR☆278Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,382Updated last week