This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning and computer architecture.
☆2,098Mar 30, 2026Updated 2 months ago
Alternatives and similar repositories for Neural-Networks-on-Silicon
Users that are interested in Neural-Networks-on-Silicon are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆668Jan 13, 2021Updated 5 years ago
- ☆380May 11, 2023Updated 3 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,102Mar 2, 2022Updated 4 years ago
- collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning☆568Feb 3, 2024Updated 2 years ago
- A list of ICs and IPs for AI, Machine Learning and Deep Learning.☆1,709Jun 5, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Explore the energy-efficient dataflow scheduling for neural networks.☆237Apr 13, 2026Updated 2 months ago
- Berkeley's Spatial Array Generator☆1,351Jun 10, 2026Updated last week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆495Apr 30, 2026Updated last month
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆775May 26, 2017Updated 9 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆168May 26, 2025Updated last year
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,382Feb 14, 2022Updated 4 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆253Apr 15, 2024Updated 2 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆450Dec 2, 2019Updated 6 years ago
- Repository to host and maintain SCALE-Sim code☆480Feb 2, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Deep Learning Accelerator (Convolution Neural Networks)☆199Dec 15, 2017Updated 8 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 6 years ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆210Jun 25, 2020Updated 5 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆554Jun 25, 2024Updated last year
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆315Nov 16, 2020Updated 5 years ago
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆225Dec 22, 2020Updated 5 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆261Oct 6, 2022Updated 3 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆232Dec 18, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆228Apr 22, 2019Updated 7 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆236Dec 22, 2025Updated 5 months ago
- Simulator for BitFusion☆103Aug 6, 2020Updated 5 years ago
- Research and Materials on Hardware implementation of Transformer Model☆310Feb 28, 2025Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆183Dec 14, 2019Updated 6 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆188Jan 17, 2024Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆115Jan 4, 2023Updated 3 years ago
- RTL implementation of Flex-DPE.☆117Feb 22, 2020Updated 6 years ago
- ☆74Mar 22, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,285Jun 8, 2026Updated last week
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆700Aug 29, 2023Updated 2 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆339Apr 20, 2024Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆124May 5, 2023Updated 3 years ago
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,644Feb 15, 2025Updated last year
- This is the top-level repository for the Accel-Sim framework.☆610Mar 24, 2026Updated 2 months ago