Alternatives and similar repositories for Neural-Networks-on-Silicon:

Users that are interested in Neural-Networks-on-Silicon are comparing it to the libraries listed below

• zssloth / Embedded-Neural-Network
  collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning
  ☆557Updated last year
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,288Updated 3 years ago
• dgschwend / zynqnet
  Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
  ☆751Updated 7 years ago
• basicmi / AI-Chip
  A list of ICs and IPs for AI, Machine Learning and Deep Learning.
  ☆1,657Updated 9 months ago
• BRTResearch / AIChip_Paper_List
  ☆608Updated 4 years ago
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,837Updated 3 years ago
• cornell-zhang / bnn-fpga
  Binarized Convolutional Neural Networks on Software-Programmable FPGAs
  ☆304Updated 4 years ago
• WalkerLau / Accelerating-CNN-with-FPGA
  This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
  ☆749Updated 5 years ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆900Updated last month
• ARM-software / SCALE-Sim
  ☆350Updated last year
• Xilinx / BNN-PYNQ
  Quantized Neural Networks (QNNs) on PYNQ
  ☆681Updated 3 years ago
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆313Updated 3 years ago
• Xilinx / ml-suite
  Getting Started with Xilinx ML Suite
  ☆337Updated 4 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆414Updated 5 years ago
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆325Updated 5 years ago
• hunterlew / convolution_network_on_FPGA
  CNN acceleration on virtex-7 FPGA with verilog HDL
  ☆436Updated 7 years ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆719Updated 7 months ago
• UCSBarchlab / OpenTPU
  A open source reimplementation of Google's Tensor Processing Unit (TPU).
  ☆417Updated 7 years ago
• stanford-mast / nn_dataflow
  Explore the energy-efficient dataflow scheduling for neural networks.
  ☆221Updated 4 years ago
• HewlettPackard / cacti
  An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
  ☆439Updated 9 months ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆266Updated 5 years ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆449Updated 6 years ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆796Updated this week
• CMU-SAFARI / ramulator
  A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …
  ☆624Updated last year
• JunningWu / Learning-NVDLA-Notes
  NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…
  ☆225Updated 6 years ago
• andravin / wincnn
  Winograd minimal convolution algorithm generator for convolutional neural networks.
  ☆614Updated 4 years ago
• nvdla / doc
  Documentation for NVDLA.
  ☆246Updated 7 months ago
• hsharma35 / dnnweaver2
  Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.
  ☆209Updated 5 years ago
• nvdla / sw
  NVDLA SW
  ☆493Updated 4 years ago
• fastmachinelearning / hls4ml
  Machine learning on FPGAs using HLS
  ☆1,414Updated this week