Experiments with fixed function renderers and ChiselHDL
☆61Aug 11, 2026Updated this week
Alternatives and similar repositories for GPU
Users that are interested in GPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 12 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- RISC-V GPGPU☆39Mar 6, 2020Updated 6 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- ☆13Nov 5, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆13Feb 13, 2021Updated 5 years ago
- ☆29Jan 18, 2021Updated 5 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware design with Chisel☆36Feb 9, 2023Updated 3 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 5 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- HDMI core in Chisel HDL☆54Mar 8, 2024Updated 2 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆65Dec 4, 2022Updated 3 years ago
- Hardware Description Language Translator☆17Updated this week
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated last month
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆43Mar 14, 2015Updated 11 years ago
- ☆111Oct 19, 2018Updated 7 years ago
- ☆16Jan 25, 2026Updated 6 months ago
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated 3 weeks ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago