Martoni / HdmiCoreLinks
HDMI core in Chisel HDL
☆52Updated last year
Alternatives and similar repositories for HdmiCore
Users that are interested in HdmiCore are comparing it to the libraries listed below
Sorting:
- Portable HyperRAM controller☆61Updated 11 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆63Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated this week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 3 months ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 5 months ago
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- ☆71Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 weeks ago
- PicoRV☆43Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Spen's Official OpenOCD Mirror☆50Updated 8 months ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 6 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆34Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- Another tiny RISC-V implementation☆59Updated 4 years ago
- Tools for FPGA development.☆48Updated 3 months ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆58Updated 4 years ago