Martoni / HdmiCore
HDMI core in Chisel HDL
☆46Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for HdmiCore
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆92Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆47Updated this week
- ☆20Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- Portable HyperRAM controller☆48Updated last month
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Wishbone interconnect utilities☆37Updated 6 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Another tiny RISC-V implementation☆52Updated 3 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆55Updated last year
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆61Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆60Updated 5 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆59Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆45Updated this week
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆58Updated 3 years ago