Martoni / HdmiCoreLinks
HDMI core in Chisel HDL
☆53Updated last year
Alternatives and similar repositories for HdmiCore
Users that are interested in HdmiCore are comparing it to the libraries listed below
Sorting:
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 4 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 9 months ago
- Portable HyperRAM controller☆62Updated last year
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆34Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆112Updated 2 years ago
- ☆71Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆90Updated 3 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Spen's Official OpenOCD Mirror☆51Updated 10 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- Naive Educational RISC V processor☆94Updated 3 months ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 7 months ago
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆75Updated 2 weeks ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 7 months ago