Martoni / HdmiCore
HDMI core in Chisel HDL
☆51Updated last year
Alternatives and similar repositories for HdmiCore
Users that are interested in HdmiCore are comparing it to the libraries listed below
Sorting:
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆55Updated this week
- Portable HyperRAM controller☆54Updated 5 months ago
- Spen's Official OpenOCD Mirror☆49Updated 2 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆74Updated 2 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Another tiny RISC-V implementation☆55Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated 2 months ago
- SoftCPU/SoC engine-V☆54Updated last month
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆24Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 4 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆72Updated 10 months ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆77Updated last year
- Minimal DVI / HDMI Framebuffer☆80Updated 4 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆36Updated 3 years ago