PacoReinaCampo / SoC-RISCVLinks
System on Chip with RISCV-32 / RISCV-64 / RISCV-128
☆22Updated 3 months ago
Alternatives and similar repositories for SoC-RISCV
Users that are interested in SoC-RISCV are comparing it to the libraries listed below
Sorting:
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- An Open Source Link Protocol and Controller☆25Updated 4 years ago
- Advanced Debug Interface☆15Updated 7 months ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated 3 months ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- Theia: ray graphic processing unit☆20Updated 11 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Network on Chip for MPSoC☆27Updated 3 months ago
- ☆18Updated 4 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated 3 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- ☆13Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- An Open Source Link Protocol and Controller☆27Updated 4 years ago
- Open FPGA Modules☆24Updated 10 months ago