PacoReinaCampo / SoC-RISCV
System on Chip with RISCV-32 / RISCV-64 / RISCV-128
☆23Updated 2 weeks ago
Alternatives and similar repositories for SoC-RISCV:
Users that are interested in SoC-RISCV are comparing it to the libraries listed below
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated last week
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆19Updated 3 weeks ago
- Advanced Debug Interface☆14Updated 2 months ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- ☆18Updated 4 years ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- SystemVerilog Logger☆17Updated 2 years ago
- Network on Chip for MPSoC☆26Updated 2 weeks ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆19Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 3 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆14Updated 2 months ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆16Updated 7 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆18Updated 9 months ago
- Benchmarks for Yosys development☆23Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- A configurable general purpose graphics processing unit for☆11Updated 5 years ago
- HDMI + GPU-pipeline + FFT☆13Updated 9 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆23Updated last month
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆37Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago