PacoReinaCampo / SoC-RISCVLinks
System on Chip with RISCV-32 / RISCV-64 / RISCV-128
☆23Updated last week
Alternatives and similar repositories for SoC-RISCV
Users that are interested in SoC-RISCV are comparing it to the libraries listed below
Sorting:
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 9 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Advanced Debug Interface☆15Updated 4 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated last week
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- Network on Chip for MPSoC☆26Updated last week
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- AXI X-Bar☆19Updated 5 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆10Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated 2 years ago
- SystemVerilog Logger☆17Updated 2 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- ☆18Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago