PacoReinaCampo / SoC-RISCV
System on Chip with RISCV-32 / RISCV-64 / RISCV-128
☆20Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for SoC-RISCV
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆19Updated 3 weeks ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated 3 weeks ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆14Updated 3 months ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Network on Chip for MPSoC☆25Updated 3 weeks ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated 3 weeks ago
- RISC-V soft-core PEs for TaPaSCo☆15Updated 5 months ago
- A configurable general purpose graphics processing unit for☆11Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- APB Logic☆12Updated 9 months ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- Advanced Debug Interface☆12Updated last year
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆15Updated 6 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆34Updated last month
- ☆16Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- Open FPGA Modules☆23Updated last month
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- SystemVerilog Logger☆16Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago