PacoReinaCampo / SoC-RISCV
System on Chip with RISCV-32 / RISCV-64 / RISCV-128
☆21Updated last month
Alternatives and similar repositories for SoC-RISCV:
Users that are interested in SoC-RISCV are comparing it to the libraries listed below
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- An Open Source Link Protocol and Controller☆24Updated 3 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆19Updated 2 weeks ago
- Network on Chip for MPSoC☆26Updated last month
- Advanced Debug Interface☆13Updated 3 weeks ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- DUTH RISC-V Superscalar Microprocessor☆30Updated 3 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated last month
- Reconfigurable Binary Engine☆15Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- ☆23Updated last month
- SPIR-V fragment shader GPU core based on RISC-V☆37Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated 3 weeks ago
- A configurable general purpose graphics processing unit for☆11Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last week
- ☆36Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- Platform Level Interrupt Controller☆36Updated 9 months ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆22Updated last week
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 4 months ago
- Open FPGA Modules☆23Updated 4 months ago
- ☆33Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago