PacoReinaCampo / SoC-RISCVLinks
System on Chip with RISCV-32 / RISCV-64 / RISCV-128
☆22Updated last week
Alternatives and similar repositories for SoC-RISCV
Users that are interested in SoC-RISCV are comparing it to the libraries listed below
Sorting:
- Advanced Debug Interface☆14Updated 9 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- LIS Network-on-Chip Implementation☆33Updated 9 years ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- An Open Source Link Protocol and Controller☆27Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 9 months ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆24Updated 2 weeks ago
- ☆18Updated 5 years ago
- Network on Chip for MPSoC☆28Updated last week
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated last week
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 5 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆18Updated last year
- SPIR-V fragment shader GPU core based on RISC-V☆42Updated 4 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12Updated 2 years ago
- ☆33Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 9 months ago
- Open FPGA Modules☆24Updated last year
- Theia: ray graphic processing unit☆20Updated 11 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago