PacoReinaCampo / SoC-RISCVLinks
System on Chip with RISCV-32 / RISCV-64 / RISCV-128
☆22Updated last month
Alternatives and similar repositories for SoC-RISCV
Users that are interested in SoC-RISCV are comparing it to the libraries listed below
Sorting:
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Network on Chip for MPSoC☆26Updated last month
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Advanced Debug Interface☆15Updated 5 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- ☆16Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 3 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 5 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 3 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 5 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆32Updated last month
- AXI X-Bar☆19Updated 5 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆18Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- FGPU is a soft GPU architecture general purpose computing☆58Updated 4 years ago