Theia: ray graphic processing unit
☆20Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for theia_gpu
Users that are interested in theia_gpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- ☆26Aug 7, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemC to Verilog Synthesizable Subset Translator☆13May 12, 2023Updated 3 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- ☆23Mar 27, 2026Updated last month
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 7 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆14May 17, 2024Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆64Dec 15, 2025Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- This is a circular buffer controller used in FPGA.☆35Jan 12, 2016Updated 10 years ago
- OpenSPARC-based SoC☆74Jul 17, 2014Updated 11 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆26Mar 8, 2026Updated 2 months ago
- ☆18Sep 2, 2020Updated 5 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 5 years ago
- ☆10May 26, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AES☆15Oct 4, 2022Updated 3 years ago
- ☆29May 11, 2021Updated 5 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- gem5-X open source project☆18Mar 28, 2023Updated 3 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- FGPU is a soft GPU architecture general purpose computing☆61Nov 9, 2020Updated 5 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆29May 14, 2026Updated last week
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 10 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆32May 20, 2026Updated last week