freecores / theia_gpuView external linksLinks
Theia: ray graphic processing unit
☆20Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for theia_gpu
Users that are interested in theia_gpu are comparing it to the libraries listed below
Sorting:
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- ☆25Aug 7, 2023Updated 2 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆43May 26, 2021Updated 4 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- ☆27May 11, 2021Updated 4 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Dec 15, 2025Updated last month
- ☆21Dec 19, 2025Updated last month
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Jan 27, 2026Updated 2 weeks ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆11Apr 21, 2024Updated last year
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- ☆10May 26, 2023Updated 2 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆10Aug 23, 2017Updated 8 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆12May 17, 2024Updated last year