☆36Apr 20, 2021Updated 4 years ago
Alternatives and similar repositories for SpGEMM
Users that are interested in SpGEMM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of Flex-DPE.☆116Feb 22, 2020Updated 6 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- [ISCA'25] LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading☆13Jun 28, 2025Updated 8 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- a general-purpose machine learning-driven auto-tuner for heterogeneous platforms☆10Sep 7, 2024Updated last year
- Eyeriss chip simulator☆39Mar 6, 2020Updated 6 years ago
- Tutorial Material from the SST Team☆25Aug 5, 2025Updated 7 months ago
- eyeriss-chisel3☆41May 2, 2022Updated 3 years ago
- ☆16Apr 13, 2018Updated 7 years ago
- ordspecsim: The Swarm architecture simulator☆24Feb 15, 2023Updated 3 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- RISC-V SST CPU Component☆24Jan 23, 2026Updated 2 months ago
- SDSoC example projects☆13Mar 13, 2021Updated 5 years ago
- Source code of the PPoPP '22 paper: "TileSpGEMM: A Tiled Algorithm for Parallel Sparse General Matrix-Matrix Multiplication on GPUs" by Y…☆46May 22, 2024Updated last year
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆18Jan 12, 2023Updated 3 years ago
- ☆661Jan 13, 2021Updated 5 years ago
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆75Oct 15, 2025Updated 5 months ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- ☆13May 8, 2025Updated 10 months ago
- ☆10Jun 28, 2019Updated 6 years ago
- A small Neural Network Processor for Edge devices.☆18Nov 22, 2022Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- ☆11Mar 14, 2023Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Parametric Integer Programming Library☆15Jan 23, 2024Updated 2 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆130Mar 6, 2026Updated 2 weeks ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Apr 30, 2019Updated 6 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 5 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆20Sep 6, 2024Updated last year
- ☆10Jan 3, 2022Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Mar 15, 2026Updated last week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago