☆36Apr 20, 2021Updated 4 years ago
Alternatives and similar repositories for SpGEMM
Users that are interested in SpGEMM are comparing it to the libraries listed below
Sorting:
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 6 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- Tutorial Material from the SST Team☆25Aug 5, 2025Updated 6 months ago
- RISC-V SST CPU Component☆24Jan 23, 2026Updated last month
- ordspecsim: The Swarm architecture simulator☆24Feb 15, 2023Updated 3 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆23Mar 17, 2021Updated 4 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Eyeriss chip simulator☆39Mar 6, 2020Updated 5 years ago
- a general-purpose machine learning-driven auto-tuner for heterogeneous platforms☆10Sep 7, 2024Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Feb 24, 2026Updated last week
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- ☆22Feb 18, 2025Updated last year
- [ISCA'25] LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading☆13Jun 28, 2025Updated 8 months ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- ☆10Jun 28, 2019Updated 6 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- ☆12May 8, 2025Updated 9 months ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Dec 28, 2025Updated 2 months ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- A Toy-Purpose TPU Simulator☆21Jun 7, 2024Updated last year
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- ☆13Nov 26, 2021Updated 4 years ago