anycore / anycore-riscv-srcLinks
The RTL source for AnyCore RISC-V
☆33Updated 3 years ago
Alternatives and similar repositories for anycore-riscv-src
Users that are interested in anycore-riscv-src are comparing it to the libraries listed below
Sorting:
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated 3 weeks ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆29Updated last week
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last week
- ☆32Updated last week
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- ☆20Updated last month
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆39Updated this week
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 9 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- For contributions of Chisel IP to the chisel community.☆68Updated last year
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Updated 3 years ago
- matrix-coprocessor for RISC-V☆25Updated 7 months ago
- ☆23Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆28Updated last year
- RISC-V IOMMU in verilog☆20Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆19Updated 7 months ago
- RISC-V Core Local Interrupt Controller (CLINT)☆29Updated this week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago