anycore / anycore-riscv-srcLinks
The RTL source for AnyCore RISC-V
☆32Updated 3 years ago
Alternatives and similar repositories for anycore-riscv-src
Users that are interested in anycore-riscv-src are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆30Updated this week
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 2 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- ☆33Updated 3 months ago
- The official NaplesPU hardware code repository☆17Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated 2 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆23Updated 2 years ago
- DUTH RISC-V Microprocessor☆20Updated 7 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆57Updated 2 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆68Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆35Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆36Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- A configurable SRAM generator☆53Updated this week
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆29Updated last month
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago