anycore / anycore-riscv-srcLinks
The RTL source for AnyCore RISC-V
☆32Updated 3 years ago
Alternatives and similar repositories for anycore-riscv-src
Users that are interested in anycore-riscv-src are comparing it to the libraries listed below
Sorting:
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- ☆30Updated last month
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated 2 weeks ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- ☆27Updated 5 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆19Updated 3 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- ☆72Updated last week
- ☆33Updated 5 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- ☆26Updated last year
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- ☆28Updated 7 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago