anycore / anycore-riscv-src
The RTL source for AnyCore RISC-V
☆30Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for anycore-riscv-src
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 2 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ☆20Updated last month
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- ☆31Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆24Updated last month
- Platform Level Interrupt Controller☆35Updated 6 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆48Updated 3 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆21Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆78Updated last month
- Advanced Architecture Labs with CVA6☆48Updated 9 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- ☆15Updated 3 years ago
- sram/rram/mram.. compiler☆28Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆12Updated 8 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago