anycore / anycore-riscv-srcLinks
The RTL source for AnyCore RISC-V
☆33Updated 3 years ago
Alternatives and similar repositories for anycore-riscv-src
Users that are interested in anycore-riscv-src are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- ☆33Updated 2 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated this week
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- The official NaplesPU hardware code repository☆22Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated last year
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Updated 11 months ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- ☆20Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Updated 7 years ago
- ☆23Updated last week
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 3 weeks ago
- ☆33Updated 10 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- matrix-coprocessor for RISC-V☆29Updated last month
- DUTH RISC-V Microprocessor☆23Updated last year
- A Rocket-based RISC-V superscalar in-order core☆38Updated 3 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago