maltanar / fpga-tidbits
Chisel components for FPGA projects
☆121Updated last year
Alternatives and similar repositories for fpga-tidbits:
Users that are interested in fpga-tidbits are comparing it to the libraries listed below
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- A dynamic verification library for Chisel.☆146Updated 4 months ago
- Chisel Learning Journey☆108Updated last year
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆234Updated 10 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆184Updated this week
- (System)Verilog to Chisel translator☆111Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Network on Chip Implementation written in SytemVerilog☆169Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆88Updated 11 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- Lipsi: Probably the Smallest Processor in the World☆83Updated 10 months ago
- Vector processor for RISC-V vector ISA☆115Updated 4 years ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- ☆88Updated last year
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆133Updated 5 months ago
- A Fast, Low-Overhead On-chip Network☆181Updated last week
- Verilog Configurable Cache☆172Updated 3 months ago
- Chisel/Firrtl execution engine☆154Updated 6 months ago
- Bluespec BSV HLHDL tutorial☆101Updated 8 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆163Updated 3 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆99Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆169Updated 7 months ago