maltanar / fpga-tidbitsView external linksLinks
Chisel components for FPGA projects
☆128Sep 19, 2023Updated 2 years ago
Alternatives and similar repositories for fpga-tidbits
Users that are interested in fpga-tidbits are comparing it to the libraries listed below
Sorting:
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129May 16, 2025Updated 8 months ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆11Dec 5, 2018Updated 7 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 4 months ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆148Dec 25, 2019Updated 6 years ago
- Chisel examples and code snippets☆266Aug 1, 2022Updated 3 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- ☆110Oct 19, 2018Updated 7 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Lipsi: Probably the Smallest Processor in the World☆89Apr 15, 2024Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- chisel tutorial exercises and answers☆743Jan 6, 2022Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- A template project for beginning new Chisel work☆690Jan 29, 2026Updated 2 weeks ago
- Digital Design with Chisel☆895Updated this week
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆175Jun 18, 2020Updated 5 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- educational microarchitectures for risc-v isa☆737Sep 1, 2025Updated 5 months ago
- PYNQ with Chisel and Rust☆26Jan 2, 2018Updated 8 years ago
- For contributions of Chisel IP to the chisel community.☆70Nov 7, 2024Updated last year