maltanar / fpga-tidbits
Chisel components for FPGA projects
☆122Updated last year
Alternatives and similar repositories for fpga-tidbits:
Users that are interested in fpga-tidbits are comparing it to the libraries listed below
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- A dynamic verification library for Chisel.☆148Updated 5 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- Chisel Learning Journey☆108Updated 2 years ago
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆234Updated 11 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆151Updated last year
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- A Chisel RTL generator for network-on-chip interconnects☆193Updated last month
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- ☆79Updated last year
- Lipsi: Probably the Smallest Processor in the World☆83Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆145Updated 3 weeks ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆61Updated last year
- Pure digital components of a UCIe controller☆60Updated last week
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆92Updated last week
- chipyard in mill :P☆77Updated last year
- ☆86Updated 2 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Vector processor for RISC-V vector ISA☆115Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- ☆66Updated 2 years ago
- Bluespec BSV HLHDL tutorial☆103Updated 9 years ago