maltanar / fpga-tidbitsLinks
Chisel components for FPGA projects
☆126Updated last year
Alternatives and similar repositories for fpga-tidbits
Users that are interested in fpga-tidbits are comparing it to the libraries listed below
Sorting:
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated last week
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- Network on Chip Implementation written in SytemVerilog☆188Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆240Updated last year
- Verilog Configurable Cache☆181Updated 8 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆81Updated last year
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- Next generation CGRA generator☆113Updated 3 weeks ago
- Pure digital components of a UCIe controller☆67Updated last month
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 9 months ago
- Python wrapper for verilator model☆88Updated last year
- Public release☆57Updated 5 years ago
- ☆66Updated 3 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago