maltanar / fpga-tidbitsLinks
Chisel components for FPGA projects
☆127Updated 2 years ago
Alternatives and similar repositories for fpga-tidbits
Users that are interested in fpga-tidbits are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- A dynamic verification library for Chisel.☆157Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆173Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- Chisel Learning Journey☆110Updated 2 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆218Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Vector processor for RISC-V vector ISA☆130Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆232Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆156Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- ☆88Updated 2 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 6 months ago
- Public release☆57Updated 6 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆126Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆193Updated 3 years ago
- Pure digital components of a UCIe controller☆75Updated last week
- high-performance RTL simulator☆182Updated last year
- ☆81Updated last year
- Next generation CGRA generator☆116Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆242Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago