maltanar / fpga-tidbitsLinks
Chisel components for FPGA projects
☆124Updated last year
Alternatives and similar repositories for fpga-tidbits
Users that are interested in fpga-tidbits are comparing it to the libraries listed below
Sorting:
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- Python wrapper for verilator model☆84Updated last year
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Chisel/Firrtl execution engine☆153Updated 9 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆94Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- ☆87Updated 2 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week