maltanar / fpga-tidbitsLinks
Chisel components for FPGA projects
☆127Updated 2 years ago
Alternatives and similar repositories for fpga-tidbits
Users that are interested in fpga-tidbits are comparing it to the libraries listed below
Sorting:
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- Provides various testers for chisel users☆99Updated 2 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆240Updated last year
- Public release☆56Updated 6 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Verilog Configurable Cache☆184Updated 2 weeks ago
- ☆88Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- ☆80Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- ☆65Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago