maltanar / fpga-tidbitsLinks
Chisel components for FPGA projects
☆124Updated last year
Alternatives and similar repositories for fpga-tidbits
Users that are interested in fpga-tidbits are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- A dynamic verification library for Chisel.☆151Updated 7 months ago
- A Chisel RTL generator for network-on-chip interconnects☆202Updated last month
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Pure digital components of a UCIe controller☆63Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆95Updated last month
- chipyard in mill :P☆78Updated last year
- A Fast, Low-Overhead On-chip Network☆211Updated this week
- Chisel/Firrtl execution engine☆153Updated 10 months ago
- Network on Chip Implementation written in SytemVerilog☆178Updated 2 years ago
- Verilog Configurable Cache☆178Updated 6 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆66Updated 3 years ago
- ☆59Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 10 months ago