maltanar / fpga-tidbits
Chisel components for FPGA projects
☆122Updated last year
Alternatives and similar repositories for fpga-tidbits:
Users that are interested in fpga-tidbits are comparing it to the libraries listed below
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆153Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆237Updated last year
- A dynamic verification library for Chisel.☆148Updated 5 months ago
- A Chisel RTL generator for network-on-chip interconnects☆195Updated last month
- Network on Chip Implementation written in SytemVerilog☆174Updated 2 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆146Updated last week
- Chisel Learning Journey☆109Updated 2 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- (System)Verilog to Chisel translator☆113Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Labs to learn SpinalHDL☆147Updated 10 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆87Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- ☆65Updated 2 years ago
- Lipsi: Probably the Smallest Processor in the World☆84Updated last year
- A basic SpinalHDL project☆84Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 8 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated 8 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆53Updated 3 years ago